The SCEAS System
Navigation Menu

Conferences in DBLP

Languages and Compilers for Parallel Computing (LCPC) (lcpc)
2006 (conf/lcpc/2006)

  1. Kathy Yelick
    Compilation Techniques for Partitioned Global Address Space Languages. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:1- [Conf]
  2. Troy A. Johnson, Sang Ik Lee, Seung-Jai Min, Rudolf Eigenmann
    Can Transactions Enhance Parallel Programs? [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:2-16 [Conf]
  3. Ganesh Bikshandi, Jia Guo, Christoph von Praun, Gabriel Tanase, Basilio B. Fraguela, María Jesús Garzarán, David A. Padua, Lawrence Rauchwerger
    Design and Use of htalib - A Library for Hierarchically Tiled Arrays. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:17-32 [Conf]
  4. Ana Lucia Varbanescu, Maik Nijhuis, Arturo González-Escribano, Henk J. Sips, Herbert Bos, Henri E. Bal
    SP@CE - An SP-Based Programming Model for Consumer Electronics Streaming Applications. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:33-48 [Conf]
  5. Weihua Zhang, Tao Bao, Binyu Zang, Chuanqi Zhu
    Data Pipeline Optimization for Shared Memory Multiple-SIMD Architecture. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:49-63 [Conf]
  6. Yuan Zhao, Ken Kennedy
    Dependence-Based Code Generation for a CELL Processor. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:64-79 [Conf]
  7. Christopher Mueller, Andrew Lumsdaine
    Expression and Loop Libraries for High-Performance Code Synthesis. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:80-95 [Conf]
  8. Minhaj Ahmad Khan, Henri-Pierre Charles
    Applying Code Specialization to FFT Libraries for Integral Parameters. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:96-110 [Conf]
  9. Christopher Barton, Calin Cascaval, José Nelson Amaral
    A Characterization of Shared Data Access Patterns in UPC Programs. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:111-125 [Conf]
  10. Shengyue Wang, Antonia Zhai, Pen-Chung Yew
    Exploiting Speculative Thread-Level Parallelism in Data Compression Applications. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:126-140 [Conf]
  11. DaeGon Kim, Gautam, Sanjay V. Rajopadhye
    On Control Signals for Multi-Dimensional Time. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:141-155 [Conf]
  12. David Patterson
    The Berkeley View: A New Framework and a New Platform for Parallel Research. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:156-157 [Conf]
  13. Hassan Salamy, J. Ramanujam
    An Effective Heuristic for Simple Offset Assignment with Variable Coalescing. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:158-172 [Conf]
  14. Denis Barthou, Sébastien Donadio, Alexandre Duchateau, William Jalby, E. Courtois
    Iterative Compilation with Kernel Exploration. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:173-189 [Conf]
  15. Constantino G. Ribeiro, Marcelo Cintra
    Quantifying Uncertainty in Points-To Relations. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:190-204 [Conf]
  16. Diego Andrade, Basilio B. Fraguela, Ramon Doallo
    Cache Behavior Modelling for Codes Involving Banded Matrices. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:205-219 [Conf]
  17. Kevin Andrusky, Stephen Curial, José Nelson Amaral
    Tree-Traversal Orientation Analysis. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:220-234 [Conf]
  18. Stephen Olivier, Jun Huan, Jinze Liu, Jan Prins, James Dinan, P. Sadayappan, Chau-Wen Tseng
    UTS: An Unbalanced Tree Search Benchmark. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:235-250 [Conf]
  19. Chung-Ju Wu, Sheng-Yuan Chen, Jenq Kuen Lee
    Copy Propagation Optimizations for VLIW DSP Processors with Distributed Register Files. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:251-266 [Conf]
  20. Rajkishore Barik, Christian Grothoff, Rahul Gupta, Vinayaka Pandit, Raghavendra Udupa
    Optimal Bitwise Register Allocation Using Integer Linear Programming. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:267-282 [Conf]
  21. Florent Bouchez, Alain Darte, Christophe Guillon, Fabrice Rastello
    Register Allocation: What Does the NP-Completeness Proof of Chaitin et al. Really Prove? Or Revisiting Register Allocation: Why and How. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:283-298 [Conf]
  22. Alin Jula, Lawrence Rauchwerger
    Custom Memory Allocation for Free. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:299-313 [Conf]
  23. Tong Chen, Zehra Sura, Kathryn M. O'Brien, John K. O'Brien
    Optimizing the Use of Static Buffers for DMA on a CELL Chip. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:314-329 [Conf]
  24. Jairo Balart, Marc González, Xavier Martorell, Eduard Ayguadé, Jesús Labarta
    Runtime Address Space Computation for SDSM Systems. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:330-344 [Conf]
  25. Mark Marron, Deepak Kapur, Darko Stefanovic, Manuel V. Hermenegildo
    A Static Heap Analysis for Shape and Connectivity: Unified Memory Analysis: The Base Framework. [Citation Graph (0, 0)][DBLP]
    LCPC, 2006, pp:345-363 [Conf]
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002