The SCEAS System
Navigation Menu

Conferences in DBLP

School on Formal Methods for the Design of Computer, Communication and Software Systems (sfm)
2006 (conf/sfm/2006)

  1. Nicola Bombieri, Franco Fummi, Graziano Pravadelli
    Hardware Design and Simulation for Verification. [Citation Graph (0, 0)][DBLP]
    SFM, 2006, pp:1-29 [Conf]
  2. Rolf Drechsler, Görschwin Fey
    Automatic Test Pattern Generation. [Citation Graph (0, 0)][DBLP]
    SFM, 2006, pp:30-55 [Conf]
  3. Koen Claessen, Jan-Willem Roorda
    An Introduction to Symbolic Trajectory Evaluation. [Citation Graph (0, 0)][DBLP]
    SFM, 2006, pp:56-77 [Conf]
  4. Gianpiero Cabodi, Marco Murciano
    BDD-Based Hardware Verification. [Citation Graph (0, 0)][DBLP]
    SFM, 2006, pp:78-107 [Conf]
  5. Aarti Gupta, Malay K. Ganai, Chao Wang
    SAT-Based Verification Methods and Applications in Hardware Verification. [Citation Graph (0, 0)][DBLP]
    SFM, 2006, pp:108-143 [Conf]
  6. Alessandro Cimatti, Roberto Sebastiani
    Building Efficient Decision Procedures on Top of SAT Solvers. [Citation Graph (0, 0)][DBLP]
    SFM, 2006, pp:144-175 [Conf]
  7. Panagiotis Manolios
    Refinement and Theorem Proving. [Citation Graph (0, 0)][DBLP]
    SFM, 2006, pp:176-210 [Conf]
  8. John Harrison
    Floating-Point Verification Using Theorem Proving. [Citation Graph (0, 0)][DBLP]
    SFM, 2006, pp:211-242 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002