The SCEAS System
Navigation Menu

Conferences in DBLP

2009 (conf/ISCApdcs/2009)

  1. Heuristics for Distributed Systems Clustering and Mapping under Network Restrictions. [Citation Graph (, )][DBLP]

  2. Hierarchical Clustering with CUDA/GPU. [Citation Graph (, )][DBLP]

  3. A Self-adaptive Weighted Sum Technique for the Joint Optimization of Performance and Power Consumption in Data Centers. [Citation Graph (, )][DBLP]

  4. Static Load Balancing for Cost Minimization in Distributed Computing Systems. [Citation Graph (, )][DBLP]

  5. Minimizing Inter-Iteration Dependencies in Multi-Dimensional Loops. [Citation Graph (, )][DBLP]

  6. A High Performance Gibbs Sampling Algorithm for Item Response Theory. [Citation Graph (, )][DBLP]

  7. A Disk Scheduling Algorithm Based on ANT Colony Optimization. [Citation Graph (, )][DBLP]

  8. Parallel Molecular Dynamics on the Cell Architecture. [Citation Graph (, )][DBLP]

  9. Parallel ICA Using SCILAB and PVM. [Citation Graph (, )][DBLP]

  10. The Pocket Algorithm Revisited. [Citation Graph (, )][DBLP]

  11. Resource Discovery for Query Processing in Data Grids. [Citation Graph (, )][DBLP]

  12. AES and DES Encryption with GPU. [Citation Graph (, )][DBLP]

  13. Scheduling Real Time Tasks on Heterogeneous Reconfigurable Devices. [Citation Graph (, )][DBLP]

  14. Concurrent Data Processing for Fusion Simulation Through Distributed CCA Component. [Citation Graph (, )][DBLP]

  15. Reliability through Replication and Permutation on Desktop Grids. [Citation Graph (, )][DBLP]

  16. An Energy-efficient Disjoint Path Routing Approach for Wireless Ad-hoc Networks. [Citation Graph (, )][DBLP]

  17. iSCSI on a Converged Data Center Network. [Citation Graph (, )][DBLP]

  18. VoIP Call Performance Over IPv6 During HTTP and Bittorrent Downloads. [Citation Graph (, )][DBLP]

  19. Verification of a Loop Scheduling Protocol using Finite State Verification. [Citation Graph (, )][DBLP]

  20. Design and Implement Dynamic Irregular Parallel Computation using the Key-value-reference Model. [Citation Graph (, )][DBLP]

  21. Improving Memory Access Locality for Large-Scale Graph Analysis Applications. [Citation Graph (, )][DBLP]

  22. Improving Uniformity of Cache Access Pattern using Split Data Caches. [Citation Graph (, )][DBLP]

  23. Matching Heterogeneous Schemas in a Large-Scale Peer-to-Peer Database Environment. [Citation Graph (, )][DBLP]

  24. Topology-Aware I/O Caching for Shared Storage Systems. [Citation Graph (, )][DBLP]

  25. Programming Data and Task Parallelism with Chapel. [Citation Graph (, )][DBLP]

  26. Dynamic Storage Cache Partitioning Using Feedback Control Theory. [Citation Graph (, )][DBLP]

  27. Measuring the Speedup of a Commercial Application on a Computer Grid. [Citation Graph (, )][DBLP]

  28. Digital Object Abstraction Layer: A Middleware for Building Federated Digital Libraries. [Citation Graph (, )][DBLP]

  29. Tree-based Burst Aggregation in Optical Burst Switching Networks. [Citation Graph (, )][DBLP]

  30. An Analytical Model for Multiple Sink Underwater Acoustic Sensor Network. [Citation Graph (, )][DBLP]

  31. A Protocol for Realtime Communication for FPGA Clusters using Multigigabit Transceivers. [Citation Graph (, )][DBLP]

  32. FAROES: Fairness And Reliability using Overlay Expenseless Set-out for Duty-cycle Optimization in WSN. [Citation Graph (, )][DBLP]

  33. Power Aware Disk Allocation. [Citation Graph (, )][DBLP]

  34. A New Reconfigurable Network Node Processor Architecture for Distributed Implementation of Ephemeral State Processing. [Citation Graph (, )][DBLP]

  35. Optimal Micro-Threading Scheduling for Multi-Core Processors to Hide Memory Latency. [Citation Graph (, )][DBLP]

  36. Development and Validation of a Load Balancing and Control Mechanism for a Reconfigurable Single-Chip Heterogenous and Hybrid Multiprocessor Architecture Platform. [Citation Graph (, )][DBLP]

System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002