The SCEAS System
Navigation Menu

Conferences in DBLP

Advanced Parallel Programming Technologies (appt)
2009 (conf/appt/2009)

  1. A Fast Scheme to Investigate Thermal-Aware Scheduling Policy for Multicore Processors. [Citation Graph (, )][DBLP]

  2. Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs. [Citation Graph (, )][DBLP]

  3. An Efficient Lightweight Shared Cache Design for Chip Multiprocessors. [Citation Graph (, )][DBLP]

  4. A Novel Cache Organization for Tiled Chip Multiprocessor. [Citation Graph (, )][DBLP]

  5. A Performance Model for Run-Time Reconfigurable Hardware Accelerator. [Citation Graph (, )][DBLP]

  6. SPMTM: A Novel ScratchPad Memory Based Hybrid Nested Transactional Memory Framework. [Citation Graph (, )][DBLP]

  7. Implementation of Rotation Invariant Multi-View Face Detection on FPGA. [Citation Graph (, )][DBLP]

  8. The Design and Evaluation of a Selective Way Based Trace Cache. [Citation Graph (, )][DBLP]

  9. A Fine-Grained Pipelined Implementation for Large-Scale Matrix Inversion on FPGA. [Citation Graph (, )][DBLP]

  10. L1 Collective Cache: Managing Shared Data for Chip Multiprocessors. [Citation Graph (, )][DBLP]

  11. Efficient Multiplication of Polynomials on Graphics Hardware. [Citation Graph (, )][DBLP]

  12. Performance Optimization Strategies of High Performance Computing on GPU. [Citation Graph (, )][DBLP]

  13. A Practical Approach of Curved Ray Prestack Kirchhoff Time Migration on GPGPU. [Citation Graph (, )][DBLP]

  14. GCSim: A GPU-Based Trace-Driven Simulator for Multi-level Cache. [Citation Graph (, )][DBLP]

  15. A Hybrid Parallel Signature Matching Model for Network Security Applications Using SIMD GPU. [Citation Graph (, )][DBLP]

  16. HPVZ: A High Performance Virtual Computing Environment for Super Computers. [Citation Graph (, )][DBLP]

  17. High Performance Support of Lustre over Customized HSNI for HPC. [Citation Graph (, )][DBLP]

  18. ViroLab Security and Virtual Organization Infrastructure. [Citation Graph (, )][DBLP]

  19. E2EDSM: An Edge-to-Edge Data Service Model for Mass Streaming Media Transmission. [Citation Graph (, )][DBLP]

  20. Iso-Level CAFT: How to Tackle the Combination of Communication Overhead Reduction and Fault Tolerance Scheduling. [Citation Graph (, )][DBLP]

  21. MaGate Simulator: A Simulation Environment for a Decentralized Grid Scheduler. [Citation Graph (, )][DBLP]

  22. A Distributed Shared Memory Architecture for Occasionally Connected Mobile Environments. [Citation Graph (, )][DBLP]

  23. Time-Adaptive Vertical Handoff Triggering Methods for Heterogeneous Systems. [Citation Graph (, )][DBLP]

  24. Energy-Saving Topology Control for Heterogeneous Ad Hoc Networks. [Citation Graph (, )][DBLP]

  25. Computational Performance of a Parallelized Three-Dimensional High-Order Spectral Element Toolbox. [Citation Graph (, )][DBLP]

  26. Research on Evaluation of Parallelization on an Embedded Multicore Platform. [Citation Graph (, )][DBLP]

  27. MapReduce-Based Pattern Finding Algorithm Applied in Motif Detection for Prescription Compatibility Network. [Citation Graph (, )][DBLP]

  28. Parallelization of the LEMan Code with MPI and OpenMP. [Citation Graph (, )][DBLP]

  29. The Recursive Dual-Net and Its Applications. [Citation Graph (, )][DBLP]

  30. Parallelization Strategies for Mixed Regular-Irregular Applications on Multicore-Systems. [Citation Graph (, )][DBLP]

  31. Performance Improvement of Multimedia Kernels by Alleviating Overhead Instructions on SIMD Devices. [Citation Graph (, )][DBLP]

  32. Large Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture. [Citation Graph (, )][DBLP]

  33. Implementing Fast Packet Filters by Software Pipelining on x86 Processors. [Citation Graph (, )][DBLP]

  34. OSL: Optimized Bulk Synchronous Parallel Skeletons on Distributed Arrays. [Citation Graph (, )][DBLP]

  35. Evaluating SPLASH-2 Applications Using MapReduce. [Citation Graph (, )][DBLP]

  36. MPTD: A Scalable and Flexible Performance Prediction Framework for Parallel Systems. [Citation Graph (, )][DBLP]

System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002