Conferences in DBLP
Large Scale On-Chip Networks : An Accurate Multi-FPGA Emulation Platform. [Citation Graph (, )][DBLP ] Network Interface Sharing Techniques for Area Optimized NoC Architectures. [Citation Graph (, )][DBLP ] Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links. [Citation Graph (, )][DBLP ] CART: Communication-Aware Routing Technique for Application-Specific NoCs. [Citation Graph (, )][DBLP ] LIME: A Low-latency and Low-complexity On-chip Mesochronous Link with Integrated Flow Control. [Citation Graph (, )][DBLP ] Flexible Baseband Architectures for Future Wireless Systems. [Citation Graph (, )][DBLP ] A Lightweight Operating Environment for Next Generation Cognitive Radios. [Citation Graph (, )][DBLP ] On Design a High Speed Sigma Delta DAC Modulator for a Digital Communication Transceiver on Chip. [Citation Graph (, )][DBLP ] A Reconfigurable LFSR for Tri-standard SDR Transceiver, Architecture and Complexity Analysis. [Citation Graph (, )][DBLP ] Synthesis of Flexible Fault-Tolerant Schedules with Preemption for Mixed Soft and Hard Real-Time Systems. [Citation Graph (, )][DBLP ] Digital Systems Architectures Based on On-line Checkers. [Citation Graph (, )][DBLP ] Fault Models and Injection Strategies in SystemC Specifications. [Citation Graph (, )][DBLP ] An Efficient Multiple-Parity Generator Design for On-Line Testing on FPGA. [Citation Graph (, )][DBLP ] Experimental SEU Impact on Digital Design Implemented in FPGAs. [Citation Graph (, )][DBLP ] Temperature and Leakage Aware Power Control for Embedded Streaming Applications. [Citation Graph (, )][DBLP ] Source-Level Estimation of Energy Consumption and Execution Time of Embedded Software. [Citation Graph (, )][DBLP ] Embedded Multicore Implementation of a H.264 Decoder with Power Management Considerations. [Citation Graph (, )][DBLP ] A Network-on-Chip Channel Allocator for Run-Time Task Scheduling in Multi-Processor System-on-Chips. [Citation Graph (, )][DBLP ] A Network on Chip Architecture for Heterogeneous Traffic Support with Non-Exclusive Dual-Mode Switching. [Citation Graph (, )][DBLP ] A Look-Ahead Task Management Unit for Embedded Multi-Core Architectures. [Citation Graph (, )][DBLP ] A Modular Approach to Model Heterogeneous MPSoC at Cycle Level. [Citation Graph (, )][DBLP ] Performance and Timing Yield Enhancement using Highway-on-Chip Planning. [Citation Graph (, )][DBLP ] An Analysis of Connectivity and Yield for 2D Mesh Based NoC with Interconnect Router Failures. [Citation Graph (, )][DBLP ] Application Specific Programmable IP Core for Motion Estimation: Technology Comparison Targeting Efficient Embedded Co-Processing Units. [Citation Graph (, )][DBLP ] Analyzing Scalability of Deblocking Filter of H.264 via TLP Exploitation in a New Many-Core Architecture. [Citation Graph (, )][DBLP ] Design of a Two Dimensional PRSI Image Processor. [Citation Graph (, )][DBLP ] A Hardware Design for Camera-Based Power Management of Computer Monitor. [Citation Graph (, )][DBLP ] Co-design and Implementation of the H.264/AVC Motion Estimation Algorithm Using Co-simulation. [Citation Graph (, )][DBLP ] A Low-Cost Cache Coherence Verification Method for Snooping Systems. [Citation Graph (, )][DBLP ] Dependability Evaluation of Real Railway Interlocking Device. [Citation Graph (, )][DBLP ] Formulating MITF for a Multicore Processor with SEU Tolerance. [Citation Graph (, )][DBLP ] Mapping a Fault-Tolerant Distributed Algorithm to Systems on Chip. [Citation Graph (, )][DBLP ] Concurrent Error Detection for a Network of Combinational Logic Blocks Implemented with Memory Embedded in FPGAs. [Citation Graph (, )][DBLP ] Analysis of Power Management Strategies for a Large-Scale SoC Platform in 65nm Technology. [Citation Graph (, )][DBLP ] Restricted Chaining and Fragmentation Techniques in Power Aware High Level Synthesis. [Citation Graph (, )][DBLP ] Power Optimization of Asynchronous Circuits through Simultaneous Vdd and Vth Assignment and Template Sizing. [Citation Graph (, )][DBLP ] Why to Use Dual-Vt, If Single-Vt Serves the Purpose Better under Process Parameter Variations? [Citation Graph (, )][DBLP ] Reimbursing the Handshake Overhead of Asynchronous Circuits using Compiler Pre-Synthesis Optimizations. [Citation Graph (, )][DBLP ] Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits. [Citation Graph (, )][DBLP ] Leveraging Data Promotion for Low Power D-NUCA Caches. [Citation Graph (, )][DBLP ] Revisiting the Cache Effect on Multicore Multithreaded Network Processors. [Citation Graph (, )][DBLP ] Using Empirical Science to Engineer Systems: Optimizing Cache for Power and Performance. [Citation Graph (, )][DBLP ] Reducing Leakage through Filter Cache. [Citation Graph (, )][DBLP ] Communication Network Reconfiguration Overhead Optimization in Programmable Processor Array Architectures. [Citation Graph (, )][DBLP ] Hardware/Software FPGA-based Network Emulator for High-speed On-board Communications. [Citation Graph (, )][DBLP ] Virtual Scan Chains for Online Testing of FPGA-based Embedded Systems. [Citation Graph (, )][DBLP ] Pin-limited Frequency Downscaler AHB Bridge for ASIC to FPGA Communication. [Citation Graph (, )][DBLP ] Implementation of Self-Timed Circuits onto FPGAs Using Commercial Tools. [Citation Graph (, )][DBLP ] PUFFIN: A Novel Compact Block Cipher Targeted to Embedded Digital Systems. [Citation Graph (, )][DBLP ] Utilization of all Levels of Parallelism in a Processor Array with Subword Parallelism. [Citation Graph (, )][DBLP ] Digital Nuclear Magnetic Resonance Acquisition Channel. [Citation Graph (, )][DBLP ] Fast FPGA-based Trigger and Data Acquisition System for the CERN Experiment NA62: Architecture and Algorithms. [Citation Graph (, )][DBLP ] A Novel Digital Ultrasound System for Experimental Research Activities. [Citation Graph (, )][DBLP ] A Parallel and Modular Architecture for 802.16e LDPC Codes. [Citation Graph (, )][DBLP ] WirelessUSB - Performance Analysis of an Embedded System in a Peer-to-Peer Application. [Citation Graph (, )][DBLP ] Design of a Distributed Embedded System for Domotic Applications. [Citation Graph (, )][DBLP ] An Embedded Acquisition System for Remote Monitoring of Tire Status in F1 Race Cars through Thermal Images. [Citation Graph (, )][DBLP ] Design of a High Performance Traffic Generator on Network Processor. [Citation Graph (, )][DBLP ] Implementation of Microprogrammed Hard Disk Drive Servo Sequencer. [Citation Graph (, )][DBLP ] Quantum-Dot Cellular Automata Serial Comparator. [Citation Graph (, )][DBLP ] Design Flow of Dynamically-Allocated Data Types in Embedded Applications Based on Elitist Evolutionary Computation Optimization. [Citation Graph (, )][DBLP ] Exploiting Internal Operation Patterns during the High-Level Synthesis of Time-Constrained Circuits. [Citation Graph (, )][DBLP ] Multi-Objective Statistical Yield Enhancement using Evolutionary Algorithm. [Citation Graph (, )][DBLP ] Technology Library Modelling for Information-driven Circuit Synthesis. [Citation Graph (, )][DBLP ] Evaluation and Improvement of Quantum Synthesis Algorithms based on a Thorough Set of Metrics. [Citation Graph (, )][DBLP ] A Scheduling Postprocessor to Exploit Morphable RTL Components During High-Level Synthesis. [Citation Graph (, )][DBLP ] A Novel Technique for Low Latency Data Gathering in Wireless Sensor Networks. [Citation Graph (, )][DBLP ] A Solar-powered Video Sensor Node for Energy Efficient Multimodal Surveillance. [Citation Graph (, )][DBLP ] Exploiting WSN for Audio Surveillance Applications: The VoWSN Approach. [Citation Graph (, )][DBLP ] Code Generation from Statecharts: Simulation of Wireless Sensor Networks. [Citation Graph (, )][DBLP ] Improving SER Immunity of Combinational Logic Using Combinations of Spatial and Temporal Checking. [Citation Graph (, )][DBLP ] Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking. [Citation Graph (, )][DBLP ] How to Live with Uncertainties: Exploiting the Performance Benefits of Self-Timed Logic In Synchronous Design. [Citation Graph (, )][DBLP ] An Efficient Non-Tree Clock Routing Algorithm for Reducing Delay Uncertainty. [Citation Graph (, )][DBLP ] SDIVA: Structural Delay Insensitivity Verification Analysis Method for Bit-Level Pipelined Systolic Arrays with Early Output Evaluation. [Citation Graph (, )][DBLP ] VLSI Implementation of a Cryptography-Oriented Reconfigurable Array. [Citation Graph (, )][DBLP ] A New Array Fabric for Coarse-Grained Reconfigurable Architecture. [Citation Graph (, )][DBLP ] Power/Area Analysis of a FPGA-Based Open-Source Processor using Partial Dynamic Reconfiguration. [Citation Graph (, )][DBLP ] System-on-an-FPGA Design for Real-time Particle Track Recognition and Reconstruction in Physics Experiments. [Citation Graph (, )][DBLP ] IRIS: A Firmware Design Methodology for SIMD Architectures. [Citation Graph (, )][DBLP ] Measurement, Analysis and Modeling of RTOS System Calls Timing. [Citation Graph (, )][DBLP ] Development of Functional Delay Tests. [Citation Graph (, )][DBLP ] Application Analysis for Parallel Processing. [Citation Graph (, )][DBLP ] Discrete Particle Swarm Optimization for Multi-objective Design Space Exploration. [Citation Graph (, )][DBLP ] Cellflow: A Parallel Application Development Environment with Run-Time Support for the Cell BE Processor. [Citation Graph (, )][DBLP ] Exploring ISS Abstractions for Embedded Software Design. [Citation Graph (, )][DBLP ] High Performance Computing for Embedded System Design: A Case Study. [Citation Graph (, )][DBLP ] Automatic Identification of Parallelism in Handel-C. [Citation Graph (, )][DBLP ] A Variable Length Vector Pipeline Architecture Design Methodology. [Citation Graph (, )][DBLP ] Ultra-Low Power Passive UHF RFID for Wireless Sensor Networks. [Citation Graph (, )][DBLP ] Models and Tradeoffs in WSN System-Level Design. [Citation Graph (, )][DBLP ] Pearson - based Analysis of Positioning Error Distribution in Wireless Sensor Networks. [Citation Graph (, )][DBLP ] On the Need for Passive Monitoring in Sensor Networks. [Citation Graph (, )][DBLP ] Efficient Test Pattern Compression Method Using Hard Fault Preferring. [Citation Graph (, )][DBLP ] Digital Implementation of a BIST Method based on Binary Observations. [Citation Graph (, )][DBLP ] Generating RTL Synthesizable Code from Behavioral Testbenches for Hardware-Accelerated Verification. [Citation Graph (, )][DBLP ] Power Conscious RTL Test Scheduling. [Citation Graph (, )][DBLP ] Hierarchical Analysis of Short Defects between Metal Lines in CMOS IC. [Citation Graph (, )][DBLP ] Functional Verification of a USB Host Controller. [Citation Graph (, )][DBLP ] An FPGA Implementation of a Quadruple-Based Multiplier for 4D Clifford Algebra. [Citation Graph (, )][DBLP ] On the Use of Diminished-1 Adders for Weighted Modulo 2n + 1 Arithmetic Components. [Citation Graph (, )][DBLP ] A New Rounding Algorithm for Variable Latency Division and Square Root Implementations. [Citation Graph (, )][DBLP ] An RNS based Specific Processor for Computing the Minimum Sum-of-Absolute-Differences. [Citation Graph (, )][DBLP ] Logic Transformations by Multiple Wire Network Addition. [Citation Graph (, )][DBLP ] On Projecting Sums of Products. [Citation Graph (, )][DBLP ] On Lookup Table Cascade-Based Realizations of Arbiters. [Citation Graph (, )][DBLP ] A Fast Transformation-Based Synthesis Algorithm for Reversible Circuits. [Citation Graph (, )][DBLP ] A Wireless Sensor Platform for Assistive Technology Applications. [Citation Graph (, )][DBLP ] Reliable Data Transmission over Simple Wireless Channels: A Case Study. [Citation Graph (, )][DBLP ] A Long-term Wearable Vital Signs Monitoring System using BSN. [Citation Graph (, )][DBLP ] Design of an Ultra Low-Power RFID Baseband Processor Featuring an AES Cryptography Engine. [Citation Graph (, )][DBLP ] Transaction Level Modeling and Performance Analysis in SystemC of IEEE 802.15.4 Wireless Standard. [Citation Graph (, )][DBLP ] Architecture of a Power-Gated Wireless Sensor Node. [Citation Graph (, )][DBLP ] A Hardware Implementation of CURUPIRA Block Cipher for Wireless Sensors. [Citation Graph (, )][DBLP ] Architectural Synthesis with Control Data Flow Extraction toward an Asynchronous CAD Tool. [Citation Graph (, )][DBLP ] TASTE: Testability Analysis Engine and Opened Libraries for Digital Data Path. [Citation Graph (, )][DBLP ] Embedded Diagnostic Logic Test Exploiting Regularity. [Citation Graph (, )][DBLP ] On the Complexity of Error Detection Functions for Redundant Residue Number Systems. [Citation Graph (, )][DBLP ] Programmable Numerical Function Generators for Two-Variable Functions. [Citation Graph (, )][DBLP ] SIMD Enhancements for a Hough Transform Implementation. [Citation Graph (, )][DBLP ] Hardware-oriented Adaptation of a Particle Swarm Optimization Algorithm for Object Detection. [Citation Graph (, )][DBLP ] Acceleration of Smith-Waterman using Recursive Variable Expansion. [Citation Graph (, )][DBLP ] Maximizing Resource Utilization by Slicing of Superscalar Architecture. [Citation Graph (, )][DBLP ] 