The SCEAS System
Navigation Menu

Conferences in DBLP

International Conference on Supercomputing (ICS) (ics)
2008 (conf/ics/2008)


  1. Many-core GPU computing with NVIDIA CUDA. [Citation Graph (, )][DBLP]


  2. Challenges on the road to exascale computing. [Citation Graph (, )][DBLP]


  3. Petaflop/s, seriously. [Citation Graph (, )][DBLP]


  4. Implementing Wilson-Dirac operator on the cell broadband engine. [Citation Graph (, )][DBLP]


  5. Biomedical image analysis on a cooperative cluster of GPUs and multicores. [Citation Graph (, )][DBLP]


  6. Data mining on the cell broadband engine. [Citation Graph (, )][DBLP]


  7. Accurate memory signatures and synthetic address traces for HPC applications. [Citation Graph (, )][DBLP]


  8. Preserving time in large-scale communication traces. [Citation Graph (, )][DBLP]


  9. A freespace crossbar for multi-core processors. [Citation Graph (, )][DBLP]


  10. An approach for adaptive DRAM temperature and power management. [Citation Graph (, )][DBLP]


  11. The shared-thread multiprocessor. [Citation Graph (, )][DBLP]


  12. Advanced collective communication in aspen. [Citation Graph (, )][DBLP]


  13. The deep computing messaging framework: generalized scalable message passing on the blue gene/P supercomputer. [Citation Graph (, )][DBLP]


  14. A projection-based optimization framework for abstractions with application to the unstructured mesh domain. [Citation Graph (, )][DBLP]


  15. CprFS: a user-level file system to support consistent file states for checkpoint and restart. [Citation Graph (, )][DBLP]


  16. Timely offloading of result-data in HPC centers. [Citation Graph (, )][DBLP]


  17. Shifted declustering: a placement-ideal layout scheme for multi-way replication storage architecture. [Citation Graph (, )][DBLP]


  18. Can software reliability outperform hardware reliability on high performance interconnects?: a case study with MPI over infiniband. [Citation Graph (, )][DBLP]


  19. Soft error vulnerability of iterative linear algebra methods. [Citation Graph (, )][DBLP]


  20. Evaluating the effect of replacing CNK with linux on the compute-nodes of blue gene/l. [Citation Graph (, )][DBLP]


  21. Power-aware dynamic placement of HPC applications. [Citation Graph (, )][DBLP]


  22. Autonomous learning for efficient resource utilization of dynamic VM migration. [Citation Graph (, )][DBLP]


  23. Adaptive runtime tuning of parallel sparse matrix-vector multiplication on distributed memory systems. [Citation Graph (, )][DBLP]


  24. Fast scan algorithms on graphics processors. [Citation Graph (, )][DBLP]


  25. Three-dimensional delaunay refinement for multi-core processors. [Citation Graph (, )][DBLP]


  26. A compiler framework for optimization of affine loop nests for gpgpus. [Citation Graph (, )][DBLP]


  27. Rotating register allocation with multiple rotating branches. [Citation Graph (, )][DBLP]


  28. Automatic SIMD vectorization of chains of recurrences. [Citation Graph (, )][DBLP]


  29. Optimizing irregular shared-memory applications for clusters. [Citation Graph (, )][DBLP]


  30. Performance portable optimizations for loops containing communication operations. [Citation Graph (, )][DBLP]


  31. Phasers: a unified deadlock-free construct for collective and point-to-point synchronization. [Citation Graph (, )][DBLP]


  32. Orchestrating data transfer for the cell/B.E. processor. [Citation Graph (, )][DBLP]


  33. CUBA: an architecture for efficient CPU/co-processor data communication. [Citation Graph (, )][DBLP]


  34. Efficient computation of sum-products on GPUs through software-managed cache. [Citation Graph (, )][DBLP]


  35. Exploiting idle register classes for fast spill destination. [Citation Graph (, )][DBLP]


  36. Analysis of dynamic power management on multi-core processors. [Citation Graph (, )][DBLP]


  37. Focused prefetching: performance oriented prefetching based on commit stalls. [Citation Graph (, )][DBLP]


  38. Automatic analysis of speedup of MPI applications. [Citation Graph (, )][DBLP]


  39. Analyzing memory access intensity in parallel programs on multicore. [Citation Graph (, )][DBLP]


  40. A regression-based approach to scalability prediction. [Citation Graph (, )][DBLP]

NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002