Conferences in DBLP
Counting Problems and Clones of Functions. [Citation Graph (, )][DBLP ] Web-Based Nursing Care Quality Improvement System with Fuzzy Recommendation System. [Citation Graph (, )][DBLP ] A Study of Practical Causality Acquisition among Vital Signals. [Citation Graph (, )][DBLP ] Biometric System by Foot Pressure Change Based on Neural Network. [Citation Graph (, )][DBLP ] Fuzzy Logic Assisted Quantification of Gyral Deformation Index Using Magnetic Resonance Images for the Infantile Brain. [Citation Graph (, )][DBLP ] Fuzzy Rule Extraction from Nursing-Care Texts. [Citation Graph (, )][DBLP ] Robust Multiple-Valued Current-Mode Circuit Components Based on Adaptive Reference-Voltage Control. [Citation Graph (, )][DBLP ] Optimization of Current-Mode MVD-ORNS Arithmetic Circuits. [Citation Graph (, )][DBLP ] 16-level Current-Mode Multiple-Valued Dynamic Memory with Increased Noise Margin. [Citation Graph (, )][DBLP ] Multiple-Valued Reconfigurable VLSI Processor Based on Superposition of Data and Control Signals. [Citation Graph (, )][DBLP ] Timing-Variation-Aware Multiple-Valued Current-Mode Circuit for a Low-Power Pipelined System. [Citation Graph (, )][DBLP ] Mining Approximative Descriptions of Sets Using Rough Sets. [Citation Graph (, )][DBLP ] Positive Primitive Structures. [Citation Graph (, )][DBLP ] Paradigms for Non-classical Substitutions. [Citation Graph (, )][DBLP ] Bounding the Phase Transition on Edge Matching Puzzles. [Citation Graph (, )][DBLP ] Efficient Implementation of Controlled Operations for Multivalued Quantum Logic. [Citation Graph (, )][DBLP ] Quantum Finite State Machines as Sequential Quantum Circuits. [Citation Graph (, )][DBLP ] Synthesis of GF(3) Based Reversible/Quantum Logic Circuits without Garbage Output. [Citation Graph (, )][DBLP ] Quantum Realization of Multiple-Valued Feynman and Toffoli Gates without Ancilla Input. [Citation Graph (, )][DBLP ] Multi-valued Modal Fixed Point Logics for Model Checking. [Citation Graph (, )][DBLP ] Minimal Coverings of Maximal Partial Clones. [Citation Graph (, )][DBLP ] Frozen Boolean Partial Co-clones. [Citation Graph (, )][DBLP ] The Minimal Covering of Maximal Partial Clones in 4-valued Logic. [Citation Graph (, )][DBLP ] On the Guidance of Reversible Logic Synthesis by Dynamic Variable Reordering. [Citation Graph (, )][DBLP ] Design of a High-Speed Fuzzy Logic Controller Based on Log-Domain Arithmetic. [Citation Graph (, )][DBLP ] The Use of Multiple Connected Pseudo Minterms in the Synthesis of MVL Functions. [Citation Graph (, )][DBLP ] A Two-Pronged Approach of Power-Aware Voltage Scheduling for Real-Time Task Graphs in Multi-processor Systems. [Citation Graph (, )][DBLP ] Computational Neuroscience and Multiple-Valued Logic. [Citation Graph (, )][DBLP ] Hyperclones Determined by Total-Parts of Hyper-relations. [Citation Graph (, )][DBLP ] On Endoprimal Monoids in Clone Theory. [Citation Graph (, )][DBLP ] Partial Clones Containing All Selfdual Monotonic Boolean Partial Functions. [Citation Graph (, )][DBLP ] On Periodic Patterns and their Spectra. [Citation Graph (, )][DBLP ] Generalized Discrete Hartley Transforms. [Citation Graph (, )][DBLP ] Generating Hard Instances for MaxSAT. [Citation Graph (, )][DBLP ] Regular Encodings from Max-CSP into Partial Max-SAT. [Citation Graph (, )][DBLP ] Multi-level Signaling for Chip-to-Chip and Backplane Communication (A Tutorial). [Citation Graph (, )][DBLP ] An Overview of a Software Tool in Rough Non-deterministic Information Analysis. [Citation Graph (, )][DBLP ] On Decision Making under Interval Uncertainty: A New Justification of Hurwicz Optimism-Pessimism Approach and its Use in Group Decision Making. [Citation Graph (, )][DBLP ] Optimization of Fuzzy If-Then Rule Bases by Evolutionary Tuning of the Operations. [Citation Graph (, )][DBLP ] Non-convex Fuzzy Truth Values and De Morgan Bisemilattices. [Citation Graph (, )][DBLP ] Evaluation of the Hierarchical Temporal Memory as Soft Computing Platform and its VLSI Architecture. [Citation Graph (, )][DBLP ] Multiple-Valued Constant-Power Adder for Cryptographic Processors. [Citation Graph (, )][DBLP ] Time-Interleaved Polyphase Decimation Filter Using Signed-Digit Adders. [Citation Graph (, )][DBLP ] Multiple-Valued Data Transmission Based on Time-Domain Pre-emphasis Techniques in Consideration of Higher-Order Channel Effects. [Citation Graph (, )][DBLP ] Quaternary Addition Circuits Based on SUSLOC Voltage-Mode Cells and Modeling with SystemVerilog©. [Citation Graph (, )][DBLP ] Multiple Valued Logic Algebra for the Synthesis of Digital Circuits. [Citation Graph (, )][DBLP ] Designing and Using FPGAs beyond Classical Binary Logic: Opportunities in Nano-Scale Integration Age. [Citation Graph (, )][DBLP ] Attribute Reduction as Calculation of Focus in Granular Reasoning. [Citation Graph (, )][DBLP ] Clarifying the Systems of Axioms Based on the Method of Indeterminate Coefficients. [Citation Graph (, )][DBLP ] Applying Rough Sets to Information Tables Containing Missing Values. [Citation Graph (, )][DBLP ] Generalized Extended t-Norms as t-Norms of Type 2. [Citation Graph (, )][DBLP ] Evaluation of Cardinality Constraints on SMT-Based Debugging. [Citation Graph (, )][DBLP ] Application of Covering Codes for Reduced Representations of Logic Functions. [Citation Graph (, )][DBLP ] Ternary Logic by 3rd Subharmonics and its Application to Multiway Switches. [Citation Graph (, )][DBLP ] Fixed Polarity Quaternary Transforms Derived from Linearly Independent Transform over GF(2) Structure. [Citation Graph (, )][DBLP ] Equivalence Checking of Reversible Circuits. [Citation Graph (, )][DBLP ] Multi-path Switching Device Utilizing a Multi-terminal Nanowire Junction for MDD-Based Logic Circuit. [Citation Graph (, )][DBLP ] Multiple-Valued Logic Gates Using Asymmetric Single-Electron Transistors. [Citation Graph (, )][DBLP ] Scalable Architectures for Design of Reversible Quaternary Multiplexer and Demultiplexer Circuits. [Citation Graph (, )][DBLP ] Floating-Point Numerical Function Generators Using EVMDDs for Monotone Elementary Functions. [Citation Graph (, )][DBLP ] Representing the Genetic Code as a Function on a Galois Field Using the Reed-Muller Expansion. [Citation Graph (, )][DBLP ] A Quaternary Decision Diagram Machine and the Optimization of its Code. [Citation Graph (, )][DBLP ] Quaternary Reed-Muller Expansions of Mixed Radix Arguments in Cryptographic Circuits. [Citation Graph (, )][DBLP ]