|
Conferences in DBLP
One look into the future of CMOS chip design. [Citation Graph (, )][DBLP]
Early analysis for power distribution networks. [Citation Graph (, )][DBLP]
Post-floorplanning power/ground ring synthesis for multiple-supply-voltage designs. [Citation Graph (, )][DBLP]
Multi-voltage floorplan design with optimal voltage assignment. [Citation Graph (, )][DBLP]
Robust interconnect communication capacity algorithm by geometric programming. [Citation Graph (, )][DBLP]
A new algorithm for simultaneous gate sizing and threshold voltage assignment. [Citation Graph (, )][DBLP]
On stress aware active area sizing, gate sizing, and repeater insertion. [Citation Graph (, )][DBLP]
Fast buffering for optimizing worst slack and resource consumption in repeater trees. [Citation Graph (, )][DBLP]
On improving optimization effectiveness in interconnect-driven physical synthesis. [Citation Graph (, )][DBLP]
Will 22nm be our catch 22!: design and cad challenges. [Citation Graph (, )][DBLP]
New strategies for gridded physical design for 32nm technologies and beyond. [Citation Graph (, )][DBLP]
Vertical slit transistor based integrated circuits (VeSTICs) paradigm. [Citation Graph (, )][DBLP]
Graphene based transistors: physics, status and future perspectives. [Citation Graph (, )][DBLP]
Accelerated design of analog, mixed-signal circuits in Titan. [Citation Graph (, )][DBLP]
Physical design methodology for analog circuitsin a system-on-a-chip environment. [Citation Graph (, )][DBLP]
Constraint-driven design: the next step towards analog design automation. [Citation Graph (, )][DBLP]
Transistor-level layout of high-density regular circuits. [Citation Graph (, )][DBLP]
Physical optimization for FPGAs using post-placement topology rewriting. [Citation Graph (, )][DBLP]
A routing approach to reduce glitches in low power FPGAs. [Citation Graph (, )][DBLP]
Double patterning layout decomposition for simultaneous conflict and stitch minimization. [Citation Graph (, )][DBLP]
An automatic optical-simulation-based lithography hotspot fix flow for post-route optimization. [Citation Graph (, )][DBLP]
Redundant via insertion with wire bending. [Citation Graph (, )][DBLP]
Wire shaping is practical. [Citation Graph (, )][DBLP]
Industrial clock design. [Citation Graph (, )][DBLP]
An algorithm for routing with capacitance/distance constraints for clock distribution in microprocessors. [Citation Graph (, )][DBLP]
Ispd2009 clock network synthesis contest. [Citation Graph (, )][DBLP]
Critical-trunk based obstacle-avoiding rectilinear steiner tree routings for delay and slack optimization. [Citation Graph (, )][DBLP]
Robust layer assignment for via optimization in multi-layer global routing. [Citation Graph (, )][DBLP]
A faster approximation scheme for timing driven minimum cost layer assignment. [Citation Graph (, )][DBLP]
Diffusion-driven congestion reduction for substrate topological routing. [Citation Graph (, )][DBLP]
The challenges of correlating silicon and models in high variability CMOS processes. [Citation Graph (, )][DBLP]
Synthesizing a representative critical path for post-silicon delay prediction. [Citation Graph (, )][DBLP]
A metal-only-ECO solver for input-slew and output-loading violations. [Citation Graph (, )][DBLP]
|