The SCEAS System
Navigation Menu

Conferences in DBLP

Computer Aided Verification (CAV) (cav)
1998 (conf/cav/1998)

  1. Nicolas Halbwachs
    Synchronous Programming of Reactive Systems. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:1-16 [Conf]
  2. Doron Peled
    Ten Years of Partial Order Reduction. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:17-28 [Conf]
  3. J. Strother Moore
    An ACL2 Proof of Write Invalidate Cache Coherence. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:29-38 [Conf]
  4. David Hardin, Matthew Wilding, David A. Greve
    Transforming the Theorem Prover into a Digital Design Tool: From Concept Car to Off-Road Vehicle. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:39-44 [Conf]
  5. Albert John Camilleri
    A Role for Theorem Proving in Multi-Processor Design. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:45-48 [Conf]
  6. John Hoffman, Charlie Payne
    A Formal Method Experience at Secure Computing Corporation. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:49-56 [Conf]
  7. Jorge Cuéllar
    Formal Methods in an Industrial Environment. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:57-60 [Conf]
  8. Gerard J. Holzmann
    On Checking Model Checkers. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:61-70 [Conf]
  9. John C. Mitchell
    Finite-State Analysis of Security Protocols. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:71-76 [Conf]
  10. Dominique Bolignano
    Integrating Proof-Based and Model-Checking Techniques for the Formal Verification of Cryptographic Protocols. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:77-87 [Conf]
  11. Pierre Wolper, Bernard Boigelot
    Verifying Systems with Infinite but Regular State Spaces. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:88-97 [Conf]
  12. Jens U. Skakkebæk, Robert B. Jones, David L. Dill
    Formal Verification of Out-of-Order Execution Using Incremental Flushing. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:98-109 [Conf]
  13. Kenneth L. McMillan
    Verification of an Implementation of Tomasulo's Algorithm by Compositional Model Checking. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:110-121 [Conf]
  14. Ravi Hosabettu, Mandayam K. Srivas, Ganesh Gopalakrishnan
    Decomposing the Proof of Correctness of pipelined Microprocessors. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:122-134 [Conf]
  15. Jun Sawada, Warren A. Hunt Jr.
    Processor Verification with Precise Exeptions and Speculative Execution. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:135-146 [Conf]
  16. Edmund M. Clarke, E. Allen Emerson, Somesh Jha, A. Prasad Sistla
    Symmetry Reductions inModel Checking. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:147-158 [Conf]
  17. Gurmeet Singh Manku, Ramin Hojati, Robert K. Brayton
    Structural Symmetry and Model Checking. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:159-171 [Conf]
  18. Ulrich Stern, David L. Dill
    Using Magnatic Disk Instead of Main Memory in the Murphi Verifier. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:172-183 [Conf]
  19. Ilan Beer, Shoham Ben-David, Avner Landver
    On-the-Fly Model Checking of RCTL Formulas. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:184-194 [Conf]
  20. Thomas A. Henzinger, Orna Kupferman, Shaz Qadeer
    From Pre-historic to Post-modern Symbolic Model Checking. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:195-206 [Conf]
  21. Frank Wallner
    Model Checking LTL Using Net Unforldings. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:207-218 [Conf]
  22. Ying Xu, Eduard Cerny, Xiaoyu Song, Francisco Corella, Otmane Aït Mohamed
    Model Checking for a First-Order Temporal Logic Using Multiway Decision Graphs. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:219-231 [Conf]
  23. Jayram S. Thathachar
    On the Limitations of Ordered Representations of Functions. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:232-243 [Conf]
  24. Anuj Goel, Khurram Sajid, Hai Zhou, Adnan Aziz, Vigyan Singhal
    BDD Based Procedures for a Theory of Equality with Uninterpreted Functions. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:244-255 [Conf]
  25. Adrian J. Isles, Ramin Hojati, Robert K. Brayton
    Computing Reachable Control States of Systems Modeled with Uninterpreted Functions and Infinite Memory. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:256-267 [Conf]
  26. Hubert Comon, Yan Jurski
    Multiple Counters Automata, Safety Analysis and Presburger Arithmetic. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:268-279 [Conf]
  27. Thomas R. Shiple, James H. Kukula, Rajeev K. Ranjan
    A Comparison of Presburger Engines for EFSM Reachability. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:280-292 [Conf]
  28. Michael Colón, Tomás E. Uribe
    Generating Finite-State Abstractions of Reactive Systems Using Decision Procedures. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:293-304 [Conf]
  29. Parosh Aziz Abdulla, Ahmed Bouajjani, Bengt Jonsson
    On-the-Fly Analysis of Systems with Unbounded, Lossy FIFO Channels. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:305-318 [Conf]
  30. Saddek Bensalem, Yassine Lakhnech, Sam Owre
    Computing Abstractions of Infinite State Systems Compositionally and Automatically. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:319-331 [Conf]
  31. W. O. David Griffioen, Frits W. Vaandrager
    Normed Simulations. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:332-344 [Conf]
  32. Raphaël Couturier, Dominique Méry
    An Experiment in Parallelizing an Application Using Formal Methods. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:345-356 [Conf]
  33. Scott D. Stoller, Yanhong A. Liu
    Efficient Symbolic Detection of Global Properties in Distributed Systems. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:357-368 [Conf]
  34. Matthew Wilding
    A Machine-Checked Proof of the Optimality of a Real-Time Scheduling Policy. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:369-378 [Conf]
  35. Parosh Aziz Abdulla, Bengt Jonsson, Mats Kindahl, Doron Peled
    A General Approach to Partial Order Reductions in Symbolic Verification (Extended Abstract). [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:379-390 [Conf]
  36. Felice Balarin
    Correctness of the Concurrent Approach to Symbolic Verification of Interleaved Models. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:391-402 [Conf]
  37. Wendy Belluomini, Chris J. Myers
    Verification of Timed Systems Using POSETs. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:403-415 [Conf]
  38. Giampaolo Bella, Lawrence C. Paulson
    Mechanising BAN Kerberos by the Inductive Method. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:416-427 [Conf]
  39. Amy P. Felty, Douglas J. Howe, Frank A. Stomp
    Protocol Verification in Nuprl. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:428-439 [Conf]
  40. Thomas A. Henzinger, Shaz Qadeer, Sriram K. Rajamani
    You Assume, We Guarantee: Methodology and Case Studies. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:440-451 [Conf]
  41. E. Allen Emerson, Kedar S. Namjoshi
    Verification of Parameterized Bus Arbitration Protocol. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:452-463 [Conf]
  42. Ratan Nalumasu, Rajnish Ghughal, Abdelillah Mokkedem, Ganesh Gopalakrishnan
    The 'Test Model-Checking' Approach to the Verification of Formal Memory Models of Multiprocessors. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:464-476 [Conf]
  43. Matt Kaufmann, Andrew Martin, Carl Pixley
    Design Constraints in Symbolic Model Checking. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:477-487 [Conf]
  44. Yirng-An Chen, Randal E. Bryant
    Verification of Floating-Point Adders. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:488-499 [Conf]
  45. Amar Bouali
    XEVE, an ESTEREL Verification Environment. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:500-504 [Conf]
  46. Saddek Bensalem, Yassine Lakhnech, Sam Owre
    InVeST: A Tool for the Verification of Invariants. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:505-510 [Conf]
  47. Gian Luigi Ferrari, Stefania Gnesi, Ugo Montanari, Marco Pistore, Gioia Ristori
    Verifying Mobile Processes in the HAL Environment. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:511-515 [Conf]
  48. Jacob Elgaard, Nils Klarlund, Anders Møller
    MONA 1.x: New Techniques for WS1S and WS2S. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:516-520 [Conf]
  49. Rajeev Alur, Thomas A. Henzinger, Freddy Y. C. Mang, Shaz Qadeer, Sriram K. Rajamani, Serdar Tasiran
    MOCHA: Modularity in Model Checking. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:521-525 [Conf]
  50. Constance L. Heitmeyer, James Kirby, Bruce G. Labaw, Ramesh Bharadwaj
    SCR*: A Toolset for Specifying and Analyzing Software Requirements. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:526-531 [Conf]
  51. Doron Peled
    A Toolset for Message Sequence Charts. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:532-536 [Conf]
  52. Udo Brockmeyer, Gunnar Wittich
    Real-Time Verification of Statemate Designs. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:537-541 [Conf]
  53. Conrado Daws
    Optikron: A Tool Suite for Enhancing Model-Checking of Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:542-545 [Conf]
  54. Marius Bozga, Conrado Daws, Oded Maler, Alfredo Olivero, Stavros Tripakis, Sergio Yovine
    Kronos: A Model-Checking Tool for Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    CAV, 1998, pp:546-550 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002