The SCEAS System
Navigation Menu

Conferences in DBLP

TIME Symposium / Workshop (time)
2008 (conf/time/2008)


  1. Temporal Description Logics: A Survey. [Citation Graph (, )][DBLP]


  2. Using Oracle Extensibility Framework for Supporting Temporal and Spatio-Temporal Applications. [Citation Graph (, )][DBLP]


  3. Real-Time Model Checking: Algorithms and Complexity. [Citation Graph (, )][DBLP]


  4. The Complexity of CaRet + Chop. [Citation Graph (, )][DBLP]


  5. Good Friends are Hard to Find! [Citation Graph (, )][DBLP]


  6. Regarding Overlapping as a Basic Concept of Subset Spaces. [Citation Graph (, )][DBLP]


  7. Towards a Formal Framework for Spatio-Temporal Granularities. [Citation Graph (, )][DBLP]


  8. Representing Public Transport Schedules as Repeating Trips. [Citation Graph (, )][DBLP]


  9. Moving Spaces. [Citation Graph (, )][DBLP]


  10. A Heuristic Approach to Order Events in Narrative Texts. [Citation Graph (, )][DBLP]


  11. Satisfying a Fragment of XQuery by Branching-Time Reduction. [Citation Graph (, )][DBLP]


  12. Efficient Similarity Join of Large Sets of Moving Object Trajectories. [Citation Graph (, )][DBLP]


  13. A Greedy Approach Towards Parsimonious Temporal Aggregation. [Citation Graph (, )][DBLP]


  14. Time Aware Mining of Itemsets. [Citation Graph (, )][DBLP]


  15. A Labeled Tableaux Systemfor the Distributed Temporal Logic DTL. [Citation Graph (, )][DBLP]


  16. An optimal tableau for Right Propositional Neighborhood Logic over Trees. [Citation Graph (, )][DBLP]


  17. Labeled Natural Deduction Systems for a Family of Tense Logics. [Citation Graph (, )][DBLP]


  18. Topology-based Variable Ordering Strategy for Solving Disjunctive Temporal Problems. [Citation Graph (, )][DBLP]


  19. TLP-GP: Solving Temporally-Expressive Planning Problems. [Citation Graph (, )][DBLP]


  20. Decomposition of Decidable First-Order Logics over Integers and Reals. [Citation Graph (, )][DBLP]


  21. Practical First-Order Temporal Reasoning. [Citation Graph (, )][DBLP]


  22. Efficient Bit-Level Model Reductions for Automated Hardware Verification. [Citation Graph (, )][DBLP]

NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002