The SCEAS System
Navigation Menu

Conferences in DBLP

Publications Resulting from Dagstuhl Seminars (dagstuhl)
1994 (conf/dagstuhl/1994code)

  1. Peter Marwedel
    Code generation for embedded processors: an introduction. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:14-31 [Conf]
  2. Paul Vanoostende, Etienne Vanzieleghem, Emmanuel Rousseau, Christian Massy, François Gérard
    Retargetable code generation: key issues for successful introduction. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:32-47 [Conf]
  3. Guido Araujo, Srinivas Devadas, Kurt Keutzer, Stan Y. Liao, Sharad Malik, Ashok Sudarsanam, Steven W. K. Tjiang, Albert Wang
    Challenges in code generation for embedded processors. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:48-64 [Conf]
  4. Pierre G. Paulin, Clifford Liem, Trevor C. May, Shailesh Sutarwala
    Flexware: A flexible firmware development environment for embedded systems. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:67-84 [Conf]
  5. Dirk Lanneer, Johan Van Praet, Augusli Kifli, Koen Schoofs, Werner Geurts, Filip Thoen, Gert Goossens
    Chess: retargetable code generation for embedded DSP processors. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:85-102 [Conf]
  6. Thomas Charles Wilson, Gary William Grewal, Shawn Henshall, Dilip K. Banerji
    An ILP-based approach to code generation. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:103-118 [Conf]
  7. Wolfgang Schenk
    Retargetable code generation for parallel, pipelined processor structures. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:119-135 [Conf]
  8. Andreas Fauth
    Beyond tool-specific machine descriptions. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:138-152 [Conf]
  9. Farhad Mavaddat
    On transforming code generation to a parsing problem. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:153-170 [Conf]
  10. Michel Langevin, Eduard Cerny, Jörg Wilberg, Heinrich Theodor Vierhaus
    Local microcode generation in system design. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:171-187 [Conf]
  11. Bernhard Wess
    Code generation based on trellis diagrams. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:188-202 [Conf]
  12. Steven Novack, Alexandru Nicolau, Nikil D. Dutt
    A Unified code generation approach using mutation scheduling. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:203-218 [Conf]
  13. Ulrich Bieker
    Retargetable compilation of self-test programs using constraint logic programming. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:221-239 [Conf]
  14. Henk Corporaal, Jan Hoogerbrugge
    Code generation for transport triggered architectures. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:240-259 [Conf]
  15. Marco Cornero, Filip Thoen, Gert Goossens, Francesco Curatelli
    Software Synthesis for real-time information processing systems. [Citation Graph (0, 0)][DBLP]
    Code Generation for Embedded Processors, 1994, pp:260-279 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002