The SCEAS System
Navigation Menu

Conferences in DBLP

Formal Modeling and Analysis of Timed Systems (formats)
2005 (conf/formats/2005)

  1. Lothar Thiele
    Modular Performance Analysis of Distributed Embedded Systems. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:1- [Conf]
  2. Oded Maler, Dejan Nickovic, Amir Pnueli
    Real Time Temporal Logic: Past, Present, Future. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:2-16 [Conf]
  3. Hongping Lim, Dilsun Kirli Kaynar, Nancy A. Lynch, Sayan Mitra
    Translating Timed I/O Automata Specifications for Theorem Proving in PVS. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:17-31 [Conf]
  4. Atle Refsdal, Knut Eilif Husa, Ketil Stølen
    Specification and Refinement of Soft Real-Time Requirements Using Sequence Diagrams. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:32-48 [Conf]
  5. Thomas Brihaye, Véronique Bruyère, Jean-François Raskin
    On Optimal Timed Strategies. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:49-64 [Conf]
  6. Bo Adler, Luca de Alfaro, Marco Faella
    Average Reward Timed Games. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:65-80 [Conf]
  7. Gerd Behrmann, Kim Guldstrand Larsen, Jacob Illum Rasmussen
    Beyond Liveness: Efficient Parameter Synthesis for Time Bounded Liveness. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:81-94 [Conf]
  8. Parosh Aziz Abdulla
    Verification of Parameterized Timed Systems. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:95-97 [Conf]
  9. Martijn Hendriks
    Model Checking the Time to Reach Agreement. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:98-111 [Conf]
  10. Patricia Bouyer, François Laroussinie, Pierre-Alain Reynier
    Diagonal Constraints in Timed Automata: Forward Analysis of Timed Systems. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:112-126 [Conf]
  11. K. Subramani, Dejan Desovski
    A New Verification Procedure for Partially Clairvoyant Scheduling. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:127-141 [Conf]
  12. Karl-Erik Årzén
    Timing Analysis and Simulation Tools for Real-Time Control. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:142-143 [Conf]
  13. Laurent Doyen, Thomas A. Henzinger, Jean-François Raskin
    Automatic Rectangular Refinement of Affine Hybrid Systems. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:144-161 [Conf]
  14. Raffaella Gentilini
    Reachability Problems on Extended O-Minimal Hybrid Automata. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:162-176 [Conf]
  15. Husain Aljazzar, Holger Hermanns, Stefan Leue
    Counterexamples for Timed Probabilistic Reachability. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:177-195 [Conf]
  16. Thomas Chatain, Claude Jard
    Time Supervision of Concurrent Systems Using Symbolic Unfoldings of Time Petri Nets. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:196-210 [Conf]
  17. Béatrice Bérard, Franck Cassez, Serge Haddad, Didier Lime, Olivier H. Roux
    Comparison of the Expressiveness of Timed Automata and Time Petri Nets. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:211-225 [Conf]
  18. Thomas A. Henzinger, Rupak Majumdar, Vinayak S. Prabhu
    Quantifying Similarities Between Timed Systems. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:226-241 [Conf]
  19. Flavio Corradini, Walter Vogler
    Performance of Pipelined Asynchronous Systems. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:242-257 [Conf]
  20. Wan Fokkink, Jun Pang, Anton Wijs
    Is Timed Branching Bisimilarity an Equivalence Indeed?. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:258-272 [Conf]
  21. Karine Altisen, Stavros Tripakis
    Implementation of Timed Automata: An Issue of Semantics or Modeling? [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:273-288 [Conf]
  22. Roberto Giacobazzi, Isabella Mastroeni
    Timed Abstract Non-interference. [Citation Graph (0, 0)][DBLP]
    FORMATS, 2005, pp:289-303 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002