The SCEAS System
Navigation Menu

Conferences in DBLP

High Performance Computing (HiPC) (hipc)
2002 (conf/hipc/2002)

  1. Priya Vashishta, Rajiv K. Kalia, Aiichiro Nakano
    Info-Bio-Nano Interface: High-Performance Computing & Visualization. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:3-8 [Conf]
  2. Daniel Chaver, Christian Tenllado, Luis Piñuel, Manuel Prieto, Francisco Tirado
    -D Wavelet Transform Enhancement on General-Purpose Microprocessors: Memory Hierarchy and SIMD Parallelism Exploitation. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:9-21 [Conf]
  3. Roxana Diaconescu
    A General Data Layout for Distributed Consistency in Data Parallel Applications. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:22-33 [Conf]
  4. Ambuj Tewari, Utkarsh Srivastava, P. Gupta
    A Parallel DFA Minimization Algorithm. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:34-40 [Conf]
  5. Jacir Luiz Bordim, Yasuaki Ito, Koji Nakano
    Accelerating the CKY Parsing Using FPGAs. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:41-51 [Conf]
  6. Savina Bansal, Padam Kumar, Kuldip Singh
    Duplication-Based Scheduling Algorithm for Interconnection-Constrained Distributed Memory Machines. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:52-62 [Conf]
  7. David A. Bader, Sukanya Sreshta, Nina R. Weisse-Bernstein
    Evaluating Arithmetic Expressions Using Tree Contraction: A Fast and Scalable Parallel Implementation for Symmetric Multiprocessors (SMPs) (Extended Abstract). [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:63-78 [Conf]
  8. Mohan G. Kabadi, Natarajan Kannan, Palanidaran Chidambaram, Suriya Narayanan, M. Subramanian, Ranjani Parthasarathi
    Dead-Block Elimination in Cache: A Mechanism to Reduce I-cache Power Consumption in High Performance Microprocessors. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:79-88 [Conf]
  9. Abdolreza Abhari, Sivarama P. Dandamudi, Shikharesh Majumdar
    Exploiting Web Document Structure to Improve Storage Management in Proxy Caches. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:89-101 [Conf]
  10. Syed Saif Abrar
    High Performance Multiprocessor Architecture Design Methodology for Application-Specific Embedded Systems. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:102-111 [Conf]
  11. R. K. Shyamasundar, Basant Rajan, Manish Prasad, Amit Jain
    LLM: A Low Latency Messaging Infrastructure for Linux Clusters. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:112-123 [Conf]
  12. Rama Sangireddy, Huesung Kim, Arun K. Somani
    Low-Power High-Performance Adaptive Computing Architectures for Multimedia Processing. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:124-136 [Conf]
  13. Patrick Lysaght
    Field Programmable Systems. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:137-140 [Conf]
  14. Hui Dai, Shivakant Mishra, Matti A. Hiltunen
    CORBA-as-Needed: A Technique to Construct High Performance CORBA Applications. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:141-150 [Conf]
  15. Thomas Fahringer, Clovis Seragiotto Jr.
    Automatic Search for Performance Problems in Parallel and Distributed Programs by Using Multi-experiment Analysis. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:151-162 [Conf]
  16. S. Swaminathan, G. Manimaran
    An Adaptive Value-Based Scheduler andIts RT-Linux Implementation. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:163-173 [Conf]
  17. Srividya Srinivasan, Vijay Subramani, Rajkumar Kettimuthu, Praveen Holenarsipur, P. Sadayappan
    Effective Selection of Partition Sizes for Moldable Scheduling of Parallel Jobs. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:174-183 [Conf]
  18. Panagiotis E. Hadjidoukas, Eleftherios D. Polychronopoulos, Theodore S. Papatheodorou
    Runtime Support for Multigrain and Multiparadigm Parallelism. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:184-194 [Conf]
  19. Sven Karlsson, Sung-Woo Lee, Mats Brorsson
    A Fully Compliant OpenMP Implementationon Software Distributed Shared Memory. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:195-208 [Conf]
  20. Michael Haungs, Raju Pandey, Earl Barr, J. Fritz Barnes
    A Fast Connection-Time Redirection Mechanism for Internet Application Scalability. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:209-218 [Conf]
  21. Indrani Paul, Sudhakar Yalamanchili, José Duato
    Algorithms for Switch-Scheduling in the Multimedia Router for LANs. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:219-231 [Conf]
  22. G. Ranjith, C. Siva Ram Murthy
    An Efficient Resource Sharing Scheme for Dependable Real-Time Communication in Multihop Networks. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:232-241 [Conf]
  23. Sourav Sen, Y. Narahari
    Improving Web Server Performance by Network Aware Data Buffering and Caching. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:242-251 [Conf]
  24. Xiaotong Zhuang, Jian Liu
    WRAPS Scheduling and Its Efficient Implementation on Network Processors. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:252-263 [Conf]
  25. Kenji Imasaki, Hong Nguyen, Sivarama P. Dandamudi
    Performance Comparison of Pipelined Hash Joins on Workstation Clusters. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:264-278 [Conf]
  26. N. Radhakrishnan
    Computational Science and Engineering - Past, Present, and Future. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:279-282 [Conf]
  27. Raphaël Couturier, Philippe Canalda, François Spies
    Iterative Algorithms on Heterogeneous Network Computing: Parallel Polynomial Root Extracting. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:283-291 [Conf]
  28. Jianping Song, Zifeng Hou, Yadong Qu
    Efficient Tree-Based Multicast in Wormhole-Routed Networks. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:292-301 [Conf]
  29. Arijit Laha, Amitava Sen, Bhabani P. Sinha
    Parallel Algorithms for Identification of Basis Polygons in an Image. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:302-312 [Conf]
  30. Mary Ellen Bock, Concettina Guerra
    Range Image Segmentation on a Cluster. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:313-322 [Conf]
  31. Punit Chandra, Ajay D. Kshemkalyani
    Detection of Orthogonal Interval Relations. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:323-333 [Conf]
  32. B. S. Panda, Sajal K. Das
    An Efficient Parallel Algorithm for Computing Bicompatible Elimination Ordering (BCO) of Proper Interval Graphs. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:334-346 [Conf]
  33. P. Abhilash, Srinath Perur, Sridhar Iyer
    Router Handoff: An Approach for Preemptive Route Repair in Mobile Ad Hoc Networks. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:347-356 [Conf]
  34. Srabani Mukhopadhyaya, Krishnendu Mukhopadhyaya
    A 2-D Random Walk Based Mobility Model for Location Tracking. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:357-366 [Conf]
  35. Yun Huang, Nalini Venkatasubramanian
    Data Placement in Intermittently Available Environments. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:367-376 [Conf]
  36. K. Jayanth Kumar, B. S. Manoj, C. Siva Ram Murthy
    RT-MuPAC: Multi-power Architecture for Voice Cellular Networks. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:377-387 [Conf]
  37. Subhash Bhalla
    Asynchronous Transaction Processing for Updates by Client: With Elimination of Wait-for State. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:388-397 [Conf]
  38. S. H. Srinivasan, Pranay Singh
    Active File Systems for Data Mining and Multimedia. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:398-410 [Conf]
  39. Sanjeev Baskiyar
    Simulating DNA Computing. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:411-419 [Conf]
  40. Natsuhiko Futamura, Srinivas Aluru, Xiaoqiu Huang
    Parallel Syntenic Alignments. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:420-430 [Conf]
  41. Marco Antoniotti, Alberto Policriti, Nadia Ugel, Bud Mishra
    XS-systems: eXtended S-Systems and Algebraic Differential Automata for Modeling Cellular Behavior. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:431-442 [Conf]
  42. D. Gopikrishna, Anamitra Makur
    A High Performance Scheme for EEG Compression Using a Multichannel Model. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:443-451 [Conf]
  43. Chandra N. Sekharan, Krishnan Saranathan, Raj Sivakumar, Zia Taherbhai
    Scalability and Performance of Multi-threaded Algorithms for International Fare Construction on High-Performance Machines. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:452-462 [Conf]
  44. Ahmed Al-Theneyan, Piyush Mehrotra, Mohammad Zubair
    A Resource Brokering Infrastructure for Computational Grids. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:463-473 [Conf]
  45. Hai Jiang, Vipin Chaudhary
    On Improving Thread Migration: Safety and Performance. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:474-484 [Conf]
  46. D. V. Ravindra, Y. N. Srikant
    Improved Preprocessing Methods for Modulo Scheduling Algorithms. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:485-494 [Conf]
  47. R. Vinodh Kumar, B. Lakshmi Narayanan, R. Govindarajan
    Dynamic Path Profile Aided Recompilation in a JAVA Just-In-Time Compiler. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:495-505 [Conf]
  48. Anasua Bhowmik, Manoj Franklin
    Exploiting Data Value Prediction in Compiler Based Thread Formation. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:506-518 [Conf]
  49. Shahrouz Aliabadi, Andrew Johnson, J. Abedi, Bruce Zellars
    High Performance Computing of Fluid-Structure Interactions in Hydrodynamics Applications Using Unstructured Meshes with More than One Billion Elements. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:519-533 [Conf]
  50. S. K. Tomar, P. Dutt, B. V. Rathish Kumar
    An Efficient and Exponentially Accurate Parallel h-p Spectral Element Method for Elliptic Problems on Polygonal Domains - The Dirichlet Case. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:534-544 [Conf]
  51. Shiv Chandrasekaran, Patrick Dewilde, M. Gu, T. Pals, A. J. van der Veen
    Fast Stable Solver for Sequentially Semi-separable Linear Systems of Equations. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:545-554 [Conf]
  52. Devdatta Kulkarni, Masha Sosonkina
    Dynamic Network Information Collectionfor Distributed Scientific Application Adaptation. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:555-563 [Conf]
  53. Sumir Chandra, Shweta Sinha, Manish Parashar, Yeliang Zhang, Jingmei Yang, Salim Hariri
    Adaptive Runtime Managementof SAMR Applications. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:564-574 [Conf]
  54. Lei Pan, Lubomir Bic, Michael B. Dillencourt, Ming Kin Lai
    Mobile Agents - The Right Vehicle for Distributed Sequential Computing. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:575-586 [Conf]
  55. Renju Thomas, Manoj Franklin
    Using Dataflow Based Contextfor Accurate Branch Prediction. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:587-596 [Conf]
  56. Tao Li, Ravi Bhargava, Lizy Kurian John
    Rehashable BTB: An Adaptive Branch Target Buffer to Improve the Target Predictability of Java Code. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:597-608 [Conf]
  57. Mohamed M. Zahran, Manoj Franklin
    Return-Address Prediction in Speculative Multithreaded Environments. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:609-619 [Conf]
  58. Ravishankar Rao, Mark Oskin, Frederic T. Chong
    HLSpower: Hybrid Statistical Modeling of the Superscalar Power-Performance Design Space. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:620-629 [Conf]
  59. Seok-Bum Ko, Jien-Chung Lo
    Efficient Decomposition Techniques for FPGAs. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:630-642 [Conf]
  60. Imrich Chlamtac
    Protocols for Bandwidth Management in Third Generation Optical Networks. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:643-646 [Conf]
  61. Preeti Ranjan Panda, Nikil D. Dutt
    Memory Architectures for Embedded Systems-On-Chip. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:647-662 [Conf]
  62. Sandeep K. Shukla, Frederic Doucet, Rajesh K. Gupta
    Structured Component Composition Frameworks for Embedded System Design. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:663-678 [Conf]
  63. Jiong Luo, Niraj K. Jha
    Low Power Distributed Embedded Systems: Dynamic Voltage Scaling and Synthesis. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:679-692 [Conf]
  64. Sudhakar Yalamanchili
    The Customization Landscape for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:693-696 [Conf]
  65. B. Vincent McKoy, Carl Winstead
    Parallel Computations of Electron-Molecule Collisions in Processing Plasmas. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:697-700 [Conf]
  66. Srikanta P. Kumar, Jordan C. Feidler, Henrietta Kulaga
    Computing Challenges and Systems Biology. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:701- [Conf]
  67. Rajeev Alur, Calin Belta, Franjo Ivancic, Vijay Kumar, Harvey Rubin, Jonathan Schug, Oleg Sokolsky, Jonathan Webb
    Visual Programming for Modeling and Simulation of Biomolecular Regulatory Networks. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:702-712 [Conf]
  68. Murat Cenk Cavusoglu, Tolga Goktekin, Frank Tendick, Shankar Sastry
    Framework for Open Source Software Development for Organ Simulation in the Digital Human. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:713-714 [Conf]
  69. InSeok Hwang, Hamsa Balakrishnan, Ronojoy Ghosh, Claire Tomlin
    Reachability Analysis of Delta-NotchLateral Inhibition Using Predicate Abstraction. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:715-724 [Conf]
  70. Bhubaneswar Mishra
    A Symbolic Approachto Modeling Cellular Behavior. [Citation Graph (0, 0)][DBLP]
    HiPC, 2002, pp:725-732 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002