The SCEAS System
Navigation Menu

Conferences in DBLP

International Symposium on High-Performance Computer Architecture (HPCA) (hpca)
2000 (conf/hpca/2000)

  1. Luiz André Barroso, Kourosh Gharachorloo, Andreas Nowatzyk, Ben Verghese
    Impact of Chip-Level Integration on Performance of OLTP Workloads. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:3-14 [Conf]
  2. Josep Torrellas, Liuxi Yang, Anthony-Trung Nguyen
    Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:15-25 [Conf]
  3. Renato J. O. Figueiredo, José A. B. Fortes
    Impact of Heterogeneity on DSM Performance. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:26-0 [Conf]
  4. Binu K. Mathew, Sally A. McKee, John B. Carter, Al Davis
    Design of a Parallel Vector Access Unit for SDRAM Memory Systems. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:39-48 [Conf]
  5. Wayne A. Wong, Jean-Loup Baer
    Modified LRU Policies for Improving Second-Level Cache Behavior. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:49-60 [Conf]
  6. Stéphan Jourdan, Lihu Rappoport, Yoav Almog, Mattan Erez, Adi Yoaz, Ronny Ronen
    eXtended Block Cache. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:61-0 [Conf]
  7. Li-Shiuan Peh, William J. Dally
    Flit-Reservation Flow Control. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:73-84 [Conf]
  8. Rafael Casado, Aurelio Bermúdez, Francisco J. Quiles, José L. Sánchez, José Duato
    Performance Evaluation of Dynamic Reconfiguration in High-Speed Local Area Networks. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:85-96 [Conf]
  9. Ki Hwan Yum, Aniruddha S. Vaidya, Chita R. Das, Anand Sivasubramaniam
    Investigating QoS Support for Traffic Mixes with the MediaWorm Router. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:97-0 [Conf]
  10. James Burns, Jean-Luc Gaudiot
    Quantifying the SMT Layout Overhead-Does SMT Pull Its Weight? [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:109-120 [Conf]
  11. Todd C. Mowry, Sherwyn R. Ramkissoon
    Software-Controlled Multithreading Using Informing Memory Operations. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:121-132 [Conf]
  12. Ramon Canal, Joan-Manuel Parcerisa, Antonio González
    Dynamic Cluster Assignment Mechanisms. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:133-0 [Conf]
  13. Ashwini K. Nanda, Anthony-Trung Nguyen, Maged M. Michael, Douglas J. Joseph
    High-Throughput Coherence Controllers. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:145-155 [Conf]
  14. Stefanos Kaxiras, Cliff Young
    Coherence Communication Prediction in Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:156-167 [Conf]
  15. Ravi Rajwar, Alain Kägi, James R. Goodman
    Improving the Throughput of Synchronization by Insertion of Delays. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:168-0 [Conf]
  16. Marta Jiménez, José M. Llabería, Agustin Fernández
    On the Performance of Hand vs. Automatically Optimized Numerical Codes. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:183-194 [Conf]
  17. Siddhartha Chatterjee, Sandeep Sen
    Cache-Efficient Matrix Transposition. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:195-205 [Conf]
  18. Magnus Karlsson, Fredrik Dahlgren, Per Stenström
    A Prefetching Technique for Irregular Accesses to Linked Data Structures. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:206-217 [Conf]
  19. Charles Lefurgy, Eva Piccininni, Trevor N. Mudge
    Reducing Code Size with Run-Time Decompression. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:218-0 [Conf]
  20. Sang Jeong Lee, Yuan Wang, Pen-Chung Yew
    Decoupled Value Prediction on Trace Processors. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:231-240 [Conf]
  21. Michael Haungs, Phil Sallee, Matthew K. Farrens
    Branch Transition Rate: A New Metric for Improved Branch Classification Analysis. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:241-250 [Conf]
  22. Harish Patil, Joel S. Emer
    Combining Static and Dynamic Branch Prediction to Reduce Destructive Aliasing. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:251-0 [Conf]
  23. Robert Stets, Sandhya Dwarkadas, Leonidas I. Kontothanassis, Umit Rencuzogullari, Michael L. Scott
    The Effect of Network Total Order, Broadcast, and Remote-Write Capability on Network-Based Shared Memory Computing. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:265-276 [Conf]
  24. Peter M. Behr, S. Pletner, Angela C. Sodan
    PowerMANNA: A Parallel Architecture Based on the PowerPC MPC620. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:277-286 [Conf]
  25. Takeo Hosomi, Yasushi Kanoh, Masaaki Nakamura, Tetsuya Hirose
    A DSM Architecture for a Parallel Computer Cenju-4. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:287-0 [Conf]
  26. Andreas Moshovos, Gurindar S. Sohi
    Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:301-312 [Conf]
  27. Henk Neefs, Hans Vandierendonck, Koenraad De Bosschere
    A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:313-324 [Conf]
  28. Alex Ramírez, Josep-Lluis Larriba-Pey, Mateo Valero
    Trace Cache Redundancy: Red & Blue Traces. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:325-0 [Conf]
  29. Mustafa Uysal, Anurag Acharya, Joel H. Saltz
    Evaluation of Active Disks for Decision Support Databases. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:337-348 [Conf]
  30. Franck Cappello, Olivier Richard, Daniel Etiemble
    Investigating the Performance of Two Programming Models for Clusters of SMP PCs. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:349-359 [Conf]
  31. Robert Bosch, Chris Stolte, Gordon Stoll, Mendel Rosenblum, Pat Hanrahan
    Performance Analysis and Visualization of Parallel Systems Using SimOS and Rivet: A Case Study. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:360-0 [Conf]
  32. Scott Rixner, William J. Dally, Brucek Khailany, Peter R. Mattson, Ujval J. Kapasi, John D. Owens
    Register Organization for Media Processing. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:375-386 [Conf]
  33. Ramesh Radhakrishnan, Narayanan Vijaykrishnan, Lizy Kurian John, Anand Sivasubramaniam
    Architectural Issues in Java Runtime Systems. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:387-398 [Conf]
  34. Alexis Vartanian, Jean-Luc Béchennec, Nathalie Drach-Temam
    The Best Distribution for a Parallel OpenGL 3D Engine with Texture Caches. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:399-408 [Conf]
  35. Tzi-cker Chiueh, Prashant Pradhan
    Cache Memory Design for Network Processors. [Citation Graph (0, 0)][DBLP]
    HPCA, 2000, pp:409-0 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002