The SCEAS System
Navigation Menu

Conferences in DBLP

(hvc)
2006 (conf/hvc/2006)

  1. Thomas Tuerk, Klaus Schneider, Mike Gordon
    Model Checking PSL Using HOL and SMV. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:1-15 [Conf]
  2. Amir Nahir, Yossi Shiloach, Avi Ziv
    Using Linear Programming Techniques for Scheduling-Based Random Test-Case Generation. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:16-33 [Conf]
  3. Onur Guzey, Charles H.-P. Wen, Li-C. Wang, Tao Feng, Hillel Miller, Magdy S. Abadir
    Extracting a Simplified View of Design Functionality Based on Vector Simulation. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:34-49 [Conf]
  4. Stefan Staber, Görschwin Fey, Roderick Bloem, Rolf Drechsler
    Automatic Fault Localization for Property Checking. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:50-64 [Conf]
  5. Tobias Schüle, Klaus Schneider
    Verification of Data Paths Using Unbounded Integers: Automata Strike Back. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:65-80 [Conf]
  6. Itai Yarom, Viji Patil
    Smart-Lint: Improving the Verification Flow. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:81-91 [Conf]
  7. Bernhard Steffen, Tiziana Margaria, Ralf Nagel, Sven Jörges, Christian Kubczak
    Model-Driven Development with the jABC. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:92-108 [Conf]
  8. Janees Elamkulam, Ziv Glazberg, Ishai Rabinovitz, Gururaja Kowlali, Satish Chandra Gupta, Sandeep Kohli, Sai Dattathrani, Claudio Paniagua Macia
    Detecting Design Flaws in UML State Charts for Embedded Software. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:109-121 [Conf]
  9. Shmuel Ur
    A Panel: Unpaved Road Between Hardware Verification and Software Testing Techniques. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:122-123 [Conf]
  10. Shmuel Ur, Elad Yom-Tov, Paul Wernick
    An Open Source Simulation Model of Software Development and Testing. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:124-137 [Conf]
  11. Sharon Barner, Cindy Eisner, Ziv Glazberg, Daniel Kroening, Ishai Rabinovitz
    ExpliSAT: Guiding SAT-Based Software Verification with Explicit States. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:138-154 [Conf]
  12. Stella Levin, Amiram Yehudai
    Evolutionary Testing: A Case Study. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:155-165 [Conf]
  13. Koushik Sen, Gul Agha
    A Race-Detection and Flipping Algorithm for Automated Testing of Multi-threaded Programs. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:166-182 [Conf]
  14. Yaniv Eytani, Timo Latvala
    Explaining Intermittent Concurrent Bugs by Minimizing Scheduling Noise. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:183-197 [Conf]
  15. Michael Jackson
    Testing the Machine in the World. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:198-203 [Conf]
  16. Alan Hartman, Mika Katara, Sergey Olvovsky
    Choosing a Test Modeling Language: A Survey. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:204-218 [Conf]
  17. Mika Katara, Antti Kervinen
    Making Model-Based Testing More Agile: A Use Case Driven Approach. [Citation Graph (0, 0)][DBLP]
    Haifa Verification Conference, 2006, pp:219-234 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002