The SCEAS System
Navigation Menu

Conferences in DBLP

International Conference on Logic Programming (iclp)
1994 (conf/iclp/94-w6)

  1. Olivier Michel, Jean-Louis Giavitto
    Design and Implementation of a Declarative Data-Parallel Language. [Citation Graph (0, 0)][DBLP]
    ICLP Workshop: Parallel and Data Parallel Execution of Logic Programs, 1994, pp:1-10 [Conf]
  2. Arvind K. Bansal
    Towards a Formal Computation Model of Associative Logic Programming. [Citation Graph (0, 0)][DBLP]
    ICLP Workshop: Parallel and Data Parallel Execution of Logic Programs, 1994, pp:11-20 [Conf]
  3. Giancarlo Succi, Giuseppe Marino, Giancarlo Colla
    Modelling the Connection Machine 2 as an Emulator of Subset-Based Declarative Languages. [Citation Graph (0, 0)][DBLP]
    ICLP Workshop: Parallel and Data Parallel Execution of Logic Programs, 1994, pp:21-32 [Conf]
  4. Donald A. Smith
    Modeling Backtracking, Disjunctive Constraints, and Control/Data Or-Parallelism. [Citation Graph (0, 0)][DBLP]
    ICLP Workshop: Parallel and Data Parallel Execution of Logic Programs, 1994, pp:33-47 [Conf]
  5. Manuel V. Hermenegildo, Manuel Carro
    A Note on Data-Parallelism and (And-Parallel) Prolog. [Citation Graph (0, 0)][DBLP]
    ICLP Workshop: Parallel and Data Parallel Execution of Logic Programs, 1994, pp:49-64 [Conf]
  6. Enrico Pontelli, Gopal Gupta, Manuel V. Hermenegildo
    &ACE: the And-parallel Component of ACE (A Progress Report on ACE). [Citation Graph (0, 0)][DBLP]
    ICLP Workshop: Parallel and Data Parallel Execution of Logic Programs, 1994, pp:65-78 [Conf]
  7. Bart Demoen, Greet Maris
    A Comparison of Some Schemes for Translating Logic to C. [Citation Graph (0, 0)][DBLP]
    ICLP Workshop: Parallel and Data Parallel Execution of Logic Programs, 1994, pp:79-91 [Conf]
  8. Tang Dong Xing, Enrico Pontelli, Gopal Gupta, Manuel Carro
    Last Parallel Call Optimization and Fast Backtracking in And-parallel Logic Programming Systems. [Citation Graph (0, 0)][DBLP]
    ICLP Workshop: Parallel and Data Parallel Execution of Logic Programs, 1994, pp:93-106 [Conf]
  9. M. J. Fernández, Manuel Carro, Manuel V. Hermenegildo
    IDRA (IDeal Resource Allocation): A Tool for Computing Ideal Speedups. [Citation Graph (0, 0)][DBLP]
    ICLP Workshop: Parallel and Data Parallel Execution of Logic Programs, 1994, pp:107-122 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002