The SCEAS System
Navigation Menu

Conferences in DBLP

International Conference on Supercomputing (ICS) (ics)
1996 (conf/ics/1996)

  1. Antonio Lain, Prithviraj Banerjee
    Compiler Support for Hybrid Irregular Accesses on Multicomputers. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:1-9 [Conf]
  2. Henk J. Sips, Kees van Reeuwijk, Will Denissen
    Analysis of Local Enumeration and Storage Schemes in HPF. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:10-17 [Conf]
  3. Toshio Suganuma, Hideaki Komatsu, Toshio Nakatani
    Detection and Global Optimization of Reduction Operations for Distributed Parallel Machines. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:18-25 [Conf]
  4. Yan Yang Xiao, John K. Bennett
    Memory Organization in Multi-Channel Optical Networks: NUMA and COMA Revisited. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:26-34 [Conf]
  5. Stefanos Kaxiras, James R. Goodman
    The GLOW Cache Coherence Protocol Extensions for Widely Shared Data. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:35-43 [Conf]
  6. Jai-Hoon Kim, Nitin H. Vaidya
    A Cost-Comparison Approach for Adaptive Distributed Shared Memory. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:44-51 [Conf]
  7. Wayne Kelly, William Pugh
    Minimizing Communication While Preserving Parallelism. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:52-60 [Conf]
  8. Akimasa Yoshida, Kenichi Koshizuka, Hironori Kasahara
    Data-Localization for Fortran Macro-Dataflow Computation Using Partial Static Task Assignment. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:61-68 [Conf]
  9. R. Bruce Irvin, Barton P. Miller
    Mapping Performance Data for High-Level and Data Views of Parallel Program Performance. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:69-77 [Conf]
  10. Manuel Ujaldon, Shamik D. Sharma, Emilio L. Zapata, Joel H. Saltz
    Experimental Evaluation of Efficient Sparse Matrix Distributions. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:78-85 [Conf]
  11. Robert van Engelen, Lex Wolters, Gerard Cats
    CTADEL: A Generator of Multi-Platform High Performance Codes for PDE-Based Scientific Applications. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:86-93 [Conf]
  12. Marios D. Dikaiakos, Joachim Stadel
    A Performance Study of Cosmological Simulations on Message-Passing and Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:94-101 [Conf]
  13. Srinivas Aluru
    Parallel Additive Lagged Fibonacci Random Number Generators. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:102-108 [Conf]
  14. Juan J. Navarro, Elena García-Diego, José R. Herrero
    Data Prefetching and Multilevel Blocking for Linear Algebra Operations. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:109-116 [Conf]
  15. Salvatore Orlando, Raffaele Perego
    A Template for Non-Uniform Parallel Loops Based on Dynamic Scheduling and Prefetching Techniques. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:117-124 [Conf]
  16. Sally A. McKee, Assaji Aluwihare, Benjamin H. Clark, Robert H. Klenke, Trevor C. Landon, Christopher W. Oliver, Maximo H. Salinas, Adam E. Szymkowiak, Kenneth L. Wright, William A. Wulf, James H. Aylor
    Design and Evaluation of Dynamic Access Ordering Hardware. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:125-132 [Conf]
  17. Luddy Harrison
    Examination of a Memory Access Classification Scheme for Pointer-Intensive and Numeric Programs. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:133-140 [Conf]
  18. Liuxi Yang, Josep Torrellas
    Optimizing Primary Data Caches for Parallel Scientific Applications: The Pool Buffer Approach. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:141-148 [Conf]
  19. Elise de Doncker, Ajay Gupta, Jay Ball, Patricia Ealy, Alan Genz
    ParInt: A Software Package for Parallel Integration. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:149-156 [Conf]
  20. Jérôme Galtier
    Automatic Partitioning Techniques for Solving Partial Differential Equations on Irregular Adaptive Meshes. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:157-164 [Conf]
  21. Karen A. Tomko, Edward S. Davidson
    Profile Driven Weighted Decomposition. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:165-172 [Conf]
  22. Kaushik Ghosh, Stephen R. Breit
    Evaluating the Limits of Message Passing via the Shared Attraction Memory on CC-COMA Machines: Experiences with TCGMSG and PVM. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:173-180 [Conf]
  23. N. S. Sundar, D. N. Jayasimha, Dhabaleswar K. Panda, P. Sadayappan
    Hybrid Algorithms for Complete Exchange in 2D Meshes. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:181-188 [Conf]
  24. Rob F. Van der Wijngaart, Sekhar R. Sarukkai, Pankaj Mehra
    The Effect of Interrupts on Software Pipeline Execution on Message-Passing Architectures. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:189-196 [Conf]
  25. Hesham Keshk, Shin-ichiro Mori, Hiroshi Nakashima, Shinji Tomita
    Amon2: A Parallel Wire Routing Algorithm on a Torus Network Parallel Computer. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:197-204 [Conf]
  26. Ibraheem Al-Furaih, Srinivas Aluru, Sanjay Goil, Sanjay Ranka
    Parallel Construction of Multidimensional Binary Search Trees. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:205-212 [Conf]
  27. Andrew Sohn, Rupak Biswas
    Satisfiability Test with Synchronous Simulated Annealing on the Fujitsu AP1000 Massively-Parallel Multiprocessor. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:213-220 [Conf]
  28. Sanjeev Krishnan, Laxmikant V. Kalé
    Automating Parallel Runtime Optimizations Using Post-Mortem Analysis. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:221-228 [Conf]
  29. M. Ranganathan, Anurag Acharya, Guy Edjlali, Alan Sussman, Joel H. Saltz
    Runtime Coupling of Data-Parallel Programs. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:229-236 [Conf]
  30. Cong Fu, Tao Yang
    Run-Time Compilation for Parallel Sparse Matrix Computations. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:237-244 [Conf]
  31. Rahmat S. Hyder, David A. Wood
    Synchronization Hardware for Networks of Workstations: Performance vs. Cost. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:245-252 [Conf]
  32. Akhilesh Kumar, Laxmi N. Bhuyan
    Evaluating Virtual Channels for Cache-Coherent Shared-Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:253-260 [Conf]
  33. Pierre-Yves Calland, Alain Darte, Yves Robert
    A New Guaranteed Heuristic for the Software Pipelining Problem. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:261-269 [Conf]
  34. Akira Koseki, Hideaki Komatsu, Yoshiaki Fukazawa
    A Register Allocation Technique Using Guarded PDG. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:270-277 [Conf]
  35. Philippe Clauss
    Counting Solutions to Linear and Nonlinear Constraints Through Ehrhart Polynomials: Applications to Analyze and Transform Scientific Programs. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:278-285 [Conf]
  36. Michael E. Thomadakis, Jyh-Charn Liu
    An Efficient Steepest-Edge Simplex Algorithm for SIMD Computers. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:286-293 [Conf]
  37. Ester M. Garzón, Inmaculada García
    Parallel Implementation of the Lanczos Method for Sparse Matrices: Analysis of Data Distributions. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:294-300 [Conf]
  38. Juan J. Navarro, Elena García-Diego, Josep-Lluis Larriba-Pey, Toni Juan
    Block Algorithms for Sparse Matrix Computations on High Performance Workstations. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:301-308 [Conf]
  39. Luiz De Rose, David A. Padua
    A MATLAB to Fortran 90 Translator and Its Effectiveness. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:309-316 [Conf]
  40. Saniya Ben Hassen, Henri E. Bal
    Integrating Task and Data Parallelism Using Shared Objects. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:317-324 [Conf]
  41. Anurag Acharya
    Eliminating Redundant Barrier Synchronizations in Rule-Based Programs. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:325-332 [Conf]
  42. Harvey J. Wasserman
    Benchmark Tests on the Digital Equipment Corporation Alpha AXP 21164-based AlphaServer 8400, Including a Comparison of Optimized Vector and Superscalar Processing. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:333-340 [Conf]
  43. Todd W. Mummert, Corey Kosak, Peter Steenkiste, Allan Fisher
    Fine Grain Parallel Communication on General Purpose LANs. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:341-349 [Conf]
  44. Alexandre Farcy, Olivier Temam
    Improving Single-Process Performance with Multithreaded Processors. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:350-357 [Conf]
  45. Gagan Agrawal, Anurag Acharya, Joel H. Saltz
    An Interprocedural Framework for Placement of Asynchronous I/O Operations. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:358-365 [Conf]
  46. Rajesh Bordawekar, Alok N. Choudhary, J. Ramanujam
    Automatic Optimization of Communication in Compiling Out-of-Core Stencil Codes. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:366-373 [Conf]
  47. Nils Nieuwejaar, David Kotz
    The Galley Parallel File System. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:374-381 [Conf]
  48. A. M. del Corral, José M. Llabería
    Reducing Inter-Vector-Conflicts in Complex Memory Systems. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:382-389 [Conf]
  49. J. Jorda, Abdelaziz Mzoughi, O. Lafontaine, Daniel Litaize
    Performance of the Vectorial Processor VEC-SM2 Using Serial Multiport Memory. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:390-397 [Conf]
  50. Shantanu Dutt, Nam Trinh
    Are There Advantages to High-Dimension Architectures? Analysis of k-ary n-Cubes for the Class of Parallel Divide-and-Conquer Algorithms. [Citation Graph (0, 0)][DBLP]
    International Conference on Supercomputing, 1996, pp:398-406 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002