The SCEAS System
Navigation Menu

Conferences in DBLP

International Symposium om Computer Architecture (ISCA) (isca)
1999 (conf/isca/99)

  1. Rajeev Barua, Walter Lee, Saman P. Amarasinghe, Anant Agarwal
    Maps: A Compiler-Managed Memory System for Raw Machines. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:4-15 [Conf]
  2. Sriram Vajapeyam, P. J. Joseph, Tulika Mitra
    Dynamic Vectorization: A Mechanism for Exploiting Far-Flung ILP in Ordinary Programs. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:16-27 [Conf]
  3. Seth Copen Goldstein, Herman Schmit, Matthew Moe, Mihai Budiu, Srihari Cadambi, R. Reed Taylor, Ronald Laufer
    PipeRench: A Coprocessor for Streaming multimedia Acceleration. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:28-39 [Conf]
  4. Adi Yoaz, Mattan Erez, Ronny Ronen, Stéphan Jourdan
    Speculation Techniques for Improving Load Related Instruction Scheduling. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:42-53 [Conf]
  5. Michael Bekerman, Stéphan Jourdan, Ronny Ronen, Gilad Kirshenboim, Lihu Rappoport, Adi Yoaz, Uri Weiser
    Correlated Load-Address Predictors. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:54-63 [Conf]
  6. Brad Calder, Glenn Reinman, Dean M. Tullsen
    Selective Value Prediction. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:64-74 [Conf]
  7. Xiaogang Qiu, Michel Dubois
    Tolerating Late Memory Traps in ILP Processors. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:76-87 [Conf]
  8. Chi-Keung Luk, Todd C. Mowry
    Memory Forwarding: Enabling Aggressive Layout Optimizations by Guaranteeing the Safety of Data Relocation. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:88-99 [Conf]
  9. Sangyeun Cho, Pen-Chung Yew, Gyungho Lee
    Decoupling Local Variable Accesses in a Wide-Issue Superscalar Processor. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:100-110 [Conf]
  10. Amir Roth, Gurindar S. Sohi
    Effective Jump-Pointer Prefetching for Linked Data Structures. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:111-121 [Conf]
  11. Parthasarathy Ranganathan, Sarita V. Adve, Norman P. Jouppi
    Performance of Image and Video Processing with General-Purpose Processors and Media ISA Extensions. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:124-135 [Conf]
  12. Matthew C. Merten, Andrew R. Trick, Christopher N. George, John C. Gyllenhaal, Wen-mei W. Hwu
    A Hardware-Driven Profiling Scheme for Identifying Program Hot Spots to Support Runtime Optimization. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:136-147 [Conf]
  13. Xiaowei Shen, Arvind, Larry Rudolph
    Commit-Reconcile & Fences (CRF): A New Memory Model for Architects and Compiler Writers. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:150-161 [Conf]
  14. Chris Gniady, Babak Falsafi, T. N. Vijaykumar
    Is SC + ILP=RC? [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:162-171 [Conf]
  15. An-Chow Lai, Babak Falsafi
    Memory Sharing Predictor: The Key to a Speculative Coherent DSM. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:172-183 [Conf]
  16. Robert S. Chappell, Jared Stark, Sangwook P. Kim, Steven K. Reinhardt, Yale N. Patt
    Simultaneous Subordinate Microthreading (SSMT). [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:186-195 [Conf]
  17. Bryan Black, Bohuslav Rychlik, John Paul Shen
    The Block-Based Trace Cache. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:196-207 [Conf]
  18. David I. August, John W. Sias, Jean-Michel Puiatti, Scott A. Mahlke, Daniel A. Connors, Kevin M. Crozier, Wen-mei W. Hwu
    The Program Decision Logic Approach to Predicated Execution. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:208-219 [Conf]
  19. Vinodh Cuppu, Bruce L. Jacob, Brian Davis, Trevor N. Mudge
    A Performance Comparison of Contemporary DRAM Architectures. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:222-233 [Conf]
  20. Glenn Reinman, Todd M. Austin, Brad Calder
    A Scalable Front-End Architecture for Fast Instruction Delivery. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:234-245 [Conf]
  21. Seongwoo Kim, Arun K. Somani
    Area Efficient Architectures for Information Integrity in Cache Memories. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:246-255 [Conf]
  22. Tarun Nakra, Rajiv Gupta, Mary Lou Soffa
    Value Prediction in VLIW Machines. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:258-269 [Conf]
  23. Dean M. Tullsen, John S. Seng
    Storageless Value Prediction Using Prior Register Values. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:270-279 [Conf]
  24. Angelos Bilas, Cheng Liao, Jaswinder Pal Singh
    Using Network Interface Support to Avoid Asynchronous Protocol Processing in Shared Virtual Memory Systems. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:282-293 [Conf]
  25. E. Ender Bilir, Ross M. Dickson, Ying Hu, Manoj Plakal, Daniel J. Sorin, Mark D. Hill, David A. Wood
    Multicast Snooping: A New Coherence Method Using a Multicast Address Network. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:294-304 [Conf]
  26. Dongming Jiang, Jaswinder Pal Singh
    Scaling Application Performance on a Cache-Coherent Multiprocessors. [Citation Graph (0, 0)][DBLP]
    ISCA, 1999, pp:305-316 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002