The SCEAS System
Navigation Menu

Conferences in DBLP

International Conference on Parallel Architectures and Compilation Techniques (PACT) (IEEEpact)
1997 (conf/IEEEpact/1997)

  1. Yingchun Zhu, Laurie J. Hendren
    Locality Analysis for Parallel C Programs. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:2-13 [Conf]
  2. Xinan Tang, Rakesh Ghiya, Laurie J. Hendren, Guang R. Gao
    Heap Analysis and Optimizations for Threaded Programs. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:14-25 [Conf]
  3. Jens Knoop, Eduard Mehofer
    Interprocedural Distribution Assignment Placement: More than Just Enhancing Intraprocedural Placing Techniques. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:26-0 [Conf]
  4. Sunil Kim, Alexander V. Veidenbaum
    The Effect of Limited Network Bandwidth and its Utilization by Latency Hiding Techniques in Large-Scale Shared Memory Systems. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:40-51 [Conf]
  5. Fabrizio Petrini, Marco Vanneschi
    Efficient Personalized Communication on Wormhole Networks. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:52-63 [Conf]
  6. Dianne Miller, Walid A. Najjar
    Empirical Evaluation of Deterministic and Adaptive Routing with Constant-Area Routers. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:64-0 [Conf]
  7. Rad Silvera, Jian Wang, Ramaswamy Govindarajan, Guang R. Gao
    A Register Pressure Sensitive Instruction Scheduler for Dynamic Issue Processors. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:78-89 [Conf]
  8. Yu-Kwong Kwok, Ishfaq Ahmad
    A Parallel Algorithm for Compile-Time Scheduling of Parallel Programs on Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:90-101 [Conf]
  9. Rajiv Gupta, David A. Berson, Jesse Zhixi Fang
    Path Profile Guided Partial Dead Code Elimation Using Predication. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:102-0 [Conf]
  10. Carrie J. Brownhill, Alexandru Nicolau, Steven Novack, Constantine D. Polychronopoulos
    The PROMIS Compiler Prototype. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:116-125 [Conf]
  11. David H. Albonesi, Israel Koren
    Improving the Memory Bandwidth of Highly-Integrated, Wide-Issue, Microprocessor-Based Systems. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:126-135 [Conf]
  12. Yuetsu Kodama, Hirofumi Sakane, Hanpei Koike, Mitsuhisa Sato, Shuichi Sakai, Yoshinori Yamaguchi
    Parallel Execution of Radix Sort Program Using Fine-Grain Communication. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:136-145 [Conf]
  13. Michal Cierniak, Wei Li
    Interprocedural Array Remapping. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:146-155 [Conf]
  14. Ireneusz Karkowski, Henk Corporaal
    Design of Heterogenous Multi-Processor Embedded Systems: Applying Functional Pipelining. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:156-165 [Conf]
  15. Soohong P. Kim, Raymond Hoare, Henry G. Dietz
    VLIW Across Multiple Superscalar Processors on a Single Chip. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:166-0 [Conf]
  16. Kishore N. Menezes, Sumedh W. Sathaye, Thomas M. Conte
    Path Prediction for High Issue-Rate Processors. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:178-188 [Conf]
  17. Thomas Fahringer, Eduard Mehofer
    Buffer-Safe Communication Optimization Based on Data Flow Analysis and Performance Prediction. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:189-200 [Conf]
  18. Jeffrey K. Hollingsworth, Barton P. Miller, M. J. R. Goncalves, Oscar Naim, Zhichen Xu, Ling Zheng
    MDL: A Language and Compiler for Dynamic Program Instrumentation. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:201-0 [Conf]
  19. Ramakrishnan Rajamony, Alan L. Cox
    Optimally Synchronizing DOACROSS Loops on Shared Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:214-224 [Conf]
  20. Eric Hung-Yu Tseng, Jean-Luc Gaudiot
    Two Techniques for Static Array Partitioning on Message-Passing Parallel Machines. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:225-235 [Conf]
  21. Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
    Compiler Algorithms for Optimizing Locality and Parallelism on Shared and Distributed Memory Machines. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:236-0 [Conf]
  22. Luis Villa, Roger Espasa, Mateo Valero
    Effective Usage of Vector Registers in Advanced Vector Architectures. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:250-260 [Conf]
  23. F. Jesús Sánchez, Antonio González, Mateo Valero
    Static Locality Analysis for Cache Management. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:261-271 [Conf]
  24. Jonas Skeppstedt
    Overcoming Limitations of Prefetching in Multiprocessors by Compiler-Initiated Coherence Actions. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:272-0 [Conf]
  25. Jeffrey Hammes, A. P. Wim Böhm
    Towards a Time and Space Efficient Functional Implementation of a Monte Carlo Photon Transport Code. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:286-294 [Conf]
  26. Kei Karasawa, Makoto Iwata, Hiroaki Terada
    Direct Generation of Data-Driven Program for Stream-Oriented Processing. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:295-306 [Conf]
  27. Frederic Desprez, Jack Dongarra, Fabrice Rastello, Yves Robert
    Determining the Idle Time of Tiling: New Results. [Citation Graph (0, 0)][DBLP]
    IEEE PACT, 1997, pp:307-317 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002