The SCEAS System
Navigation Menu

Conferences in DBLP

Languages, Compilers, and Tools for Embedded Systems (LCTES) (lctrts)
2000 (conf/lctrts/2000)

  1. Lucia Lo Bello, Orazio Mirabella
    Randomization-Based Approaches for Dynamic Priority Scheduling of Aperiodic Messages on a CAN Network. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:1-18 [Conf]
  2. Reinhard Budde, Axel Poigné
    Complex Reactive Control with Simple Synchronous Models. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:19-32 [Conf]
  3. Byeong-Soo Jeong, Daeho Kim, Sungyoung Lee
    Optimistic Secure Real-Time Concurrency Control Using Multiple Data Version. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:33-47 [Conf]
  4. Marcelo Silva Cintra, Guido Araujo
    Array Reference Allocation Using SSA-Form and Live Range Growth. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:48-62 [Conf]
  5. Daniel Kästner
    PROPAN: A Retargetable System for Postpass Optimisations and Analyses. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:63-80 [Conf]
  6. Deepankar Bairagi, Santosh Pande, Dharma P. Agrawal
    A Framework for Enhancing Code Quality in Limited Register Set Embedded Processors. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:81-95 [Conf]
  7. S. Chakraverty, C. P. Ravikumar
    A Stochastic Framework for Co-synthesis of Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:96-113 [Conf]
  8. Gwangil Jeon, Tae-hyung Kim, Seongsoo Hong, Sunil Kim
    A Fault Tolerance Extension to the Embedded CORBA for the CAN Bus Systems. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:114-133 [Conf]
  9. Tobias Amnell, Alexandre David, Wang Yi
    A Real-Time Animator for Hybrid Systems. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:134-145 [Conf]
  10. Bruce R. Childers, Tarun Nakra
    Reordering Memory Bus Transactions for Reduced Power Consumption. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:146-161 [Conf]
  11. Gi-Ho Park, Kil-Whan Lee, Jae-Hyuk Lee, Tack-Don Han, Shin-Dug Kim
    A Power Efficient Cache Structure for Embedded Processors Based on the Dual Cache Structure. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:162-177 [Conf]
  12. Matteo Corti, Roberto Brega, Thomas R. Gross
    Approximation of Worst-Case Execution Time for Preemptive Multitasking Systems. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:178-198 [Conf]
  13. Kwangyong Lee, Chaedeok Lim, Kisok Kong, Heung-Nam Kim
    A Design and Implementation of a Remote Debugging Environment for Embedded Internet Software. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:199-203 [Conf]
  14. Johan Runeson, Sven-Olof Nyström, Jan Sjödin
    Optimizing Code Size through Procedural Abstraction. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:204-205 [Conf]
  15. Robert van Engelen, David B. Whalley, Xin Yuan
    Automatic Validation of Code-Improving Transformations. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:206-210 [Conf]
  16. Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Hyun Suk Kim
    Towards Energy-Aware Iteration Space Tiling. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:211-215 [Conf]
  17. Sungyoung Lee, Hyonwoo Seung, Taewoong Jeon
    An Integrated Push/Pull Buffer Management Method in Multimedia Communication Environments. [Citation Graph (0, 0)][DBLP]
    LCTES, 2000, pp:216-220 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002