The SCEAS System
Navigation Menu

Conferences in DBLP

Languages, Compilers, and Tools for Embedded Systems (LCTES) (lctrts)
2002 (conf/lctrts/2002)

  1. Philippe Magarshack
    Systems-on-chip needs for embedded software development: an industrial perspective. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:1- [Conf]
  2. Hendra Saputra, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Jie S. Hu, Chung-Hsing Hsu, Ulrich Kremer
    Energy-conscious compilation based on voltage scaling. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:2-11 [Conf]
  3. Hyunok Oh, Soonhoi Ha
    Fractional rate dataflow model and efficient code synthesis for multimedia applications. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:12-17 [Conf]
  4. Sumit Mohanty, Viktor K. Prasanna, Sandeep Neema, James R. Davis
    Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:18-27 [Conf]
  5. Krishna V. Palem, Rodric M. Rabbah, Vincent John Mooney, Pinar Korkmaz, Kiran Puttaswamy
    Design space optimization of embedded memory systems via data remapping. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:28-37 [Conf]
  6. Frank Hunleth, Ron Cytron
    Footprint and feature management using aspect-oriented programming techniques. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:38-45 [Conf]
  7. Daniel Kästner, Stephan Wilhelm
    Generic control flow reconstruction from assembly code. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:46-55 [Conf]
  8. Arvind Krishnaswamy, Rajiv Gupta
    Profile guided selection of ARM and thumb instructions. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:56-64 [Conf]
  9. Takayuki Wakabayashi, Hiroaki Takada
    Standardization approach of ITRON debugging interface specification and evaluation of its adaptability. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:65-74 [Conf]
  10. Arshad Jhumka, Martin Hiller, Vilgot Claesson, Neeraj Suri
    On systematic design of globally consistent executable assertions in embedded software. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:75-84 [Conf]
  11. Xiushan Feng, Alan J. Hu
    Automatic formal verification for scheduled VLIW code. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:85-92 [Conf]
  12. Gerhard Fettweis
    DSPs: why don't they just go away!. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:93-93 [Conf]
  13. Markus Lorenz, Lars Wehmeyer, Thorsten Dräger
    Energy aware compilation for DSPs with SIMD instructions. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:94-101 [Conf]
  14. Christoph W. Keßler, Andrzej Bednarski
    Optimal integrated code generation for clustered VLIW architectures. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:102-111 [Conf]
  15. Yi Qian, Steve Carr, Philip H. Sweany
    Loop fusion for clustered VLIW architectures. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:112-119 [Conf]
  16. Mayur Naik, Jens Palsberg
    Compiling with code-size constraints. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:120-129 [Conf]
  17. Jeonghun Cho, Yunheung Paek, David B. Whalley
    Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:130-138 [Conf]
  18. Bernhard Scholz, Erik Eckstein
    Register allocation for irregular architectures. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:139-148 [Conf]
  19. Volker Barthelmann
    Inter-task register-allocation for static operating systems. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:149-154 [Conf]
  20. Wankang Zhao, Baosheng Cai, David B. Whalley, Mark W. Bailey, Robert van Engelen, Xin Yuan, Jason Hiser, Jack W. Davidson, Kyle Gallivan, Douglas L. Jones
    VISTA: a system for interactive code improvement. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:155-164 [Conf]
  21. Jie S. Hu, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Hendra Saputra, Wei Zhang 0002
    Compiler-directed cache polymorphism. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:165-174 [Conf]
  22. Christopher W. Milner, Jack W. Davidson
    Quick piping: a fast, high-level model for describing processor pipelines. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:175-184 [Conf]
  23. Oliver Wahlen, Tilman Glökler, Achim Nohl, Andreas Hoffmann, Rainer Leupers, Heinrich Meyr
    Application specific compiler/architecture codesign: a case study. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:185-193 [Conf]
  24. Jeffrey Palm, Han Bok Lee, Amer Diwan, J. Eliot B. Moss
    When to use a compilation service? [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:194-203 [Conf]
  25. Matt Newsome, Des Watson
    Proxy compilation of dynamically loaded Java classes with MoJo. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:204-212 [Conf]
  26. Ajay Dudani, Frank Mueller, Yifan Zhu
    Energy-conserving feedback EDF scheduling for embedded systems with real-time constraints. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:213-222 [Conf]
  27. Saehwa Kim, Seongsoo Hong, Tae-hyung Kim
    Perfecting preemption threshold scheduling for object-oriented real-time system design: from the perspective of real-time synchronization. [Citation Graph (0, 0)][DBLP]
    LCTES-SCOPES, 2002, pp:223-232 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002