The SCEAS System
Navigation Menu

Conferences in DBLP

Architektur von Rechensystemen (arcs)
2004 (conf/arcs/2004w)

  1. Manfred Reitenspieß
    High-Availability and Standards - The Wag to Go! [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:12-18 [Conf]
  2. Fevzi Belli, Christof J. Budnik, Nimal Nissanke
    Finite-State Modeling, Analysis and Testing of System Vulnerabilities. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:19-33 [Conf]
  3. Timm Grams
    Root Cause Analysis as a Guide to SRE Methods. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:34-43 [Conf]
  4. Michael Schöttner, Stefan Frenz, Ralph Göckelmann, Peter Schulthess
    Fault Tolerance in a DSM Cluster Operating System. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:44-53 [Conf]
  5. Jens Chr. Lisner
    A Flexible Slotting Scheme for TDMA-Based Protocols. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:54-65 [Conf]
  6. Spiro Trikaliotis
    Utilizing Fault Tolerance for Achieving QoS in Ad-hoc Networks. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:66-75 [Conf]
  7. A. Morozov, Michael Gössel, V. V. Saposhnikov, Vl. V. Saposhnikow
    Complementary Circuits for On-Line Detection for 1-out-of-3 Codes. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:76-83 [Conf]
  8. Egor S. Sogomonyan, Daniel Marienfeld, Vitalij Ocheretnij, Michael Gössel
    Self-checking Carry-selectAdder with Sum-bit Duplication. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:84-91 [Conf]
  9. Hans-Dieter Kochs, Jörg Petersen
    A Framework for Dependability Evaluation of Mechatronic Units. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:92-105 [Conf]
  10. Talal Arnaout, Peter Göhner, Hans-Joachim Wunderlich, Eduard Zimmer
    Reliability Considerations forMechatronic Systems on the Basis of a State Model. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:106-112 [Conf]
  11. András Pataricza, Ferenc Györ
    Towards Unified Dependability Modeling and Analysis. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:113-122 [Conf]
  12. Oliver Tschäche
    Deriving Dependability Measures of Measurements Recorded in a Matrix. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:123-132 [Conf]
  13. Nico Kasprzyk, Andreas Koch
    Verbesserte Hardware-Software-Partitionierung für Adaptive Computer. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:135-144 [Conf]
  14. Adronis Niyonkuru, Hans Christoph Zeidler
    Evaluation of Run-Time Reconfiguration for General-Purpose Computing. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:145-154 [Conf]
  15. Thilo Pionteck, Thomas Stiefmeier, Thorsten Staake, Lukusa D. Kabulepa, Manfred Glesner
    Integration dynamisch rekonfigurierbarer Funktionseinheiten in Prozessoren. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:155-164 [Conf]
  16. Alexander Thomas, Jürgen Becker
    Aufbau- und Strukturkonzepte einer adaptive multigranularen rekonfigurierbaren Hardwarearchitektur. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:165-174 [Conf]
  17. Sebastian Lange, Martin Middendorf
    Hyperreconfigurable Architectures as Flexible Control Systems. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:175-184 [Conf]
  18. Ronald Hecht, Dirk Timmermann, Stephan Kubisch, Elmar Zeeb
    Network-on-Chip basierende Laufzeitsysteme für dynamische rekonfigurierbare Hardware. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:185-194 [Conf]
  19. Klaus Danne
    Operating Systems for FPGA Based Computers and Their Memory. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:195-204 [Conf]
  20. Christophe Bobda, Ali Ahmadinia, Jürgen Teich
    Generation of Distributed Arithmetic Designs for Reconfigurable Application. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:205-214 [Conf]
  21. Jörg Schneider, Vincent Kotzsch
    Wiederverwendungsgerechte Codegenerierung von FEC-Applikationen für dynamisch rekonfigurierbare Systeme. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:215-224 [Conf]
  22. Walter Stechele, Stephan Herrmann, Andreas Herkersdorf
    Towards a Dynamically Reconfigurable System-on-Chip Platform for Video Signal Processing. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:225-234 [Conf]
  23. Heiko Kalte, Mario Porrmann, Ulrich Rückert
    Leistungsbewertung unterschiedlicher Einbettungsvariaten dynamisch rekonfigurierbarer Hardware. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:235-244 [Conf]
  24. Werner Eisenberg, Uwe Renner
    Zur Beschreibung grobgranularer Schüttgüter mit zellulären Automaten. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:247-262 [Conf]
  25. Wolfgang Fritzsche
    An approach to molecular electronics by self organization of molecular units. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:253-258 [Conf]
  26. Carlos A. Silva, Thomas A. Runkler
    Ant Colony Optimization for dynamic Traveling Salesman Problems. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:259-266 [Conf]
  27. Helmut Kiesewetter
    DIGORGAO - A Digital Problem Solution Concept. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:267-274 [Conf]
  28. Jörg Schreiter, Ulrich Ramacher, Arne Heittmann, Daniel Matolin, René Schüffny
    Pulse coupled neural networks with adaptive synapses for image segmentation. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:275-282 [Conf]
  29. Wolfram Krause, Ingmar Glauche, Rudolf Sollacher, Martin Greiner
    Towards a Selforganized Control of Wireless Multihop Ad Hoc Communication Networks. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:283-290 [Conf]
  30. K.-M. Reiß
    Kreuzkatalytische Netzwerke als Wirtschaftsprinzip. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:291-296 [Conf]
  31. Dietmar Fey, Daniel Schmidt, Andreas Loos
    Reconfigurable OPTO-ASICs as base for future self-organizing CMOS cameras. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:297-304 [Conf]
  32. Thomas Lippert
    Quantum Computers and Their Simulation. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:308- [Conf]
  33. Mathias Halbach, Rolf Hoffmann, Patrick Röder
    FPGA Implementation of Cellular Automata Compared to Software Implementation. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:309-317 [Conf]
  34. Rainer Buchty
    Modelling Cryptonite - On the Design of a Programmable High-Performance Crypto Processor. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:319-327 [Conf]
  35. Andreas Döring
    Parallelism in a CRC Coprocessor. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:328-337 [Conf]
  36. Tobias Schubert, Bernd Becker
    A Distributed SAT Solver for Microcontroller. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:338-347 [Conf]
  37. Latifa Boursas, Jörg Keller
    Implementation and Evaluation of a Parallel-External Algorithm for Cycle Structure Computation on a PC-Cluster. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:348-357 [Conf]
  38. Torsten Mehlan, Wolfgang Rehm
    VIA2SISCI - A New Library that Provides the VIA Semantics for SCI Connected Clusters. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:358-367 [Conf]
  39. Henri E. Bal
    Ibis: a Java-centric Programming Environment for Computational Grids. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:368-369 [Conf]
  40. Tianchao Li, Toni Bollinger
    Distributed and Parallel Data Mining on the Grid. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:370-379 [Conf]
  41. Kai Trojahner, Peter Sobe
    File Sharing Using IP-Multicast. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:380-389 [Conf]
  42. Carsten Albrecht, Rainer Hagenau, Erik Maehle, Andreas Döring, Andreas Herkersdorf
    A Comparison of Parallel Programming Models of Network Processors. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:390-399 [Conf]
  43. Baiyi Song, Carsten Ernemann, Ramin Yahyapour
    Modelling of Parameters in Supercomputer Workloads. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:400-409 [Conf]
  44. Jie Tao, Wolfgang Karl
    On the Cache Access Behavior of OpenMP Applications. [Citation Graph (0, 0)][DBLP]
    ARCS Workshops, 2004, pp:410-419 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002