The SCEAS System
Navigation Menu

Conferences in DBLP

Architektur von Rechensystemen (arcs)
2005 (conf/arcs/2005)

  1. Sascha Uhrig, Theo Ungerer
    Energy Management for Embedded Multithreaded Processors with Integrated EDF Scheduling. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:1-17 [Conf]
  2. Ripal Nathuji, Karsten Schwan
    Reducing System Level Power Consumption for Mobile and Embedded Platforms. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:18-32 [Conf]
  3. Uwe Brinkschulte, Mathias Pacher
    Implementing Control Algorithms Within a Multithreaded Java Microcontroller. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:33-49 [Conf]
  4. Thomas Schwarzfischer
    Adaptivity for Quality and Timeliness Flexible Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:50-64 [Conf]
  5. Petteri Alahuhta, Henri Löthman, Heli Helaakoski, Arto Koskela, Juha Röning
    Apricot Agent Platform for User-Friendly Mobile Service Development. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:65-78 [Conf]
  6. Faruk Bagci, Holger Schick, Jan Petzold, Wolfgang Trumler, Theo Ungerer
    Support of Reflective Mobile Agents in a Smart Office Environment. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:79-92 [Conf]
  7. Willi Richert, Bernd Kleinjohann, Lisa Kleinjohann
    Learning Action Sequences Through Imitation in Behavior Based Architectures. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:93-107 [Conf]
  8. Thomas Friese, Jörg P. Müller, Bernd Freisleben
    Self-healing Execution of Business Processes Based on a Peer-to-Peer Service Architecture. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:108-123 [Conf]
  9. Arun Mukhija, Martin Glinz
    Runtime Adaptation of Applications Through Dynamic Recomposition of Components. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:124-138 [Conf]
  10. Thorsten Schöler, Christian Müller-Schloer
    An Observer/Controller Architecture for Adaptive Reconfigurable Stacks. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:139-153 [Conf]
  11. Stephan Gatzka, Christian Hochberger
    The Organic Features of the AMIDAR Class of Processors. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:154-166 [Conf]
  12. Vincent Kotzsch, Jörg Schneider, Günther Döring
    Reusable Design of Inter-chip Communication Interfaces for Next Generation of Adaptive Computing Systems. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:167-177 [Conf]
  13. Mario Schölzel, Peter Bachmann
    DESCOMP: A New Design Space Exploration Approach. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:178-192 [Conf]
  14. Pedro Trancoso
    Design Space Navigation for Neighboring Power-Performance Efficient Microprocessor Configurations. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:193-206 [Conf]
  15. Christian Poellabauer, Tao Zhang, Santosh Pande, Karsten Schwan
    An Efficient Frequency Scaling Approach for Energy-Aware Embedded Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:207-221 [Conf]
  16. Kendy Kutzner, Curt Cramer, Thomas Fuhrmann
    Towards Autonomic Networking Using Overlay Routing Techniques. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:222-235 [Conf]
  17. Alexandros Karypidis, Spyros Lalis
    Context-Based Storage Management for Wearable and Portable Devices. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:236-248 [Conf]
  18. Christian Decker, Michael Beigl, Albert Krohn
    A File System for System Programming in Ubiquitous Computing. [Citation Graph (0, 0)][DBLP]
    ARCS, 2005, pp:249-264 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002