The SCEAS System
Navigation Menu

Conferences in DBLP

IEEE Symposium on Computer Arithmetic (arith)
2003 (conf/arith/2003)

  1. David W. Matula
    Computer Arithmetic - An Algorithm Engineer?s Perspective. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:2-0 [Conf]
  2. Zhijun Huang, Milos D. Ercegovac
    High-Performance Left-to-Right Array Multiplier Design. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:4-11 [Conf]
  3. Dimitri Tan, Albert Danysh, Michael J. Liebelt
    Multiple-Precision Fixed-Point Vector Multiply-Accumulator Using Shared Segmentation. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:12-19 [Conf]
  4. Nicolas Boullis, Arnaud Tisserand
    Some Optimizations of Hardware Multiplication by Constant Matrices. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:20-27 [Conf]
  5. Serdar S. Erdem, Çetin Kaya Koç
    A Less Recursive Variant of Karatsuba-Ofman Algorithm for Multiplying Operands of Size a Power of Two. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:28-0 [Conf]
  6. Peter Kornerup
    Revisiting SRT Quotient Digit Selection. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:38-45 [Conf]
  7. Mark McCann, Nicholas Pippenger
    SRT Division Algorithms as Dynamical Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:46-53 [Conf]
  8. Eric Rice, Richard Hughey
    A New Iterative Structure for Hardware Division: The Parallel Paths Algorithm. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:54-62 [Conf]
  9. David W. Matula, Alex Fit-Florea
    Prescaled Integer Division. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:63-0 [Conf]
  10. Eric M. Schwarz, Martin S. Schmookler, Son Dao Trong
    Hardware Implementations of Denormalized Numbers. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:70-78 [Conf]
  11. Sylvie Boldo, Marc Daumas
    Representable Correcting Terms for Possibly Underflowing Floating Point Operations. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:79-86 [Conf]
  12. Guenter Gerwig, Holger Wetter, Eric M. Schwarz, Juergen Haess
    High Performance Floating-Point Unit with 116 Bit Wide Divider. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:87-94 [Conf]
  13. Hossam A. H. Fahmy, Michael J. Flynn
    The Case for a Redundant Format in Floating Point Arithmetic. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:95-0 [Conf]
  14. Michael F. Cowlishaw
    Decimal Floating-Point: Algorism for Computers. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:104-111 [Conf]
  15. Eric M. Schwarz
    Panel: Revisions to the IEEE 754 Standard for Floating-Point Arithmetic. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:112-0 [Conf]
  16. Jean-Michel Muller
    "Partially Rounded" Small-Order Approximations for Accurate, Hardware-Oriented, Table-Based Methods. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:114-121 [Conf]
  17. Cristina Iordache, Ping Tak Peter Tang
    An Overview of Floating-Point Support and Math Library on the Intel XScaleTM Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:122-128 [Conf]
  18. Ren-Cang Li, Sylvie Boldo, Marc Daumas
    Theorems on Efficient Argument Reductions. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:129-136 [Conf]
  19. Peter W. Markstein
    Accelerating Sine and Cosine Evaluation with Compiler Assistance. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:137-0 [Conf]
  20. Damien Stehlé, Vincent Lefèvre, Paul Zimmermann
    Worst Cases and Lattice Reduction. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:142-147 [Conf]
  21. John Harrison
    Isolating Critical Cases for Reciprocals Using Integer Factorization. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:148-157 [Conf]
  22. Avi Ziv, Merav Aharoni, Sigal Asaf
    Solving Range Constraints for Binary Floating-Point Instructions. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:158-164 [Conf]
  23. Guy Even, Peter-Michael Seidel, Warren E. Ferguson
    A Parametric Error Analysis of Goldschmidt?s Division Algorithm. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:165-0 [Conf]
  24. Amir K. Daneshbeh, M. Anwarul Hasan
    A Unidirectional Bit Serial Systolic Architecture for Double-Basis Division over GF(2m). [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:174-180 [Conf]
  25. Jean-Claude Bajard, Laurent Imbert, Christophe Nègre, Thomas Plantard
    Efficient Multiplication in GF(pk) for Elliptic Curve Cryptography. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:181-187 [Conf]
  26. Arash Reyhani-Masoleh, M. Anwarul Hasan
    Low Complexity Sequential Normal Basis Multipliers over GF(2m). [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:188-195 [Conf]
  27. Soonhak Kwon
    A Low Complexity and a Low Latency Bit Parallel Systolic Multiplier over GF(2m) Using an Optimal Normal Basis of Type II. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:196-0 [Conf]
  28. José-Alejandro Piñeiro, Milos D. Ercegovac, Javier D. Bruguera
    High-Radix Iterative Algorithm for Powering Computation. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:204-211 [Conf]
  29. Christiane Frougny, Athasit Surarerks
    On-Line Multiplication in Real and Complex Base. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:212-219 [Conf]
  30. Marcelo E. Kaihara, Naofumi Takagi
    A VLSI Algorithm for Modular Multiplication/Division. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:220-227 [Conf]
  31. Israel Koren, Yaron Koren, Bejoy G. Oomman
    Saturating Counters: Application and Design Alternatives. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:228-0 [Conf]
  32. K. A. Wahid, Vassil S. Dimitrov, Graham A. Jullien
    Error-Free Arithmetic for Discrete Wavelet Transforms Using Algebraic Integers. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:238-244 [Conf]
  33. Sorin Cotofana, Casper Lageweg, Stamatis Vassiliadis
    On Computing Addition Related Arithmetic Operations via Controlled Transport of Charge. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:245-252 [Conf]
  34. Mark G. Arnold, Jesus Garcia, Michael J. Schulte
    The Interval Logarithmic Number System. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:253-261 [Conf]
  35. Neil Burgess
    Scaling an RNS Number Using the Core Function. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:262-0 [Conf]
  36. Vojin G. Oklobdzija, Bart R. Zeydel, Hoang Q. Dao, Sanu Mathew, Ram Krishnamurthy
    Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:272-279 [Conf]
  37. Vojin G. Oklobdzija, Ram Krishnamurthy
    Tutorial: Design of Power Efficient VLSI Arithmetic: Speed and Power Trade-Offs. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2003, pp:280- [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002