The SCEAS System
Navigation Menu

Conferences in DBLP

IEEE Symposium on Computer Arithmetic (arith)
2005 (conf/arith/2005)


  1. List of Referees. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:- [Conf]

  2. Symposium Committee. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:- [Conf]

  3. Forword. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:- [Conf]

  4. Steering Committee. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:- [Conf]

  5. Dedication. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:- [Conf]
  6. Colin D. Walter, David Samyde
    Data Dependent Power Use in Multipliers. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:4-12 [Conf]
  7. Nicolas Brisebarre, Jean-Michel Muller
    Correctly Rounded Multiplication by Arbitrary Precision Constants. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:13-20 [Conf]
  8. Mark A. Erle, Eric M. Schwarz, Michael J. Schulte
    Decimal Multiplication with Efficient Partial Product Generation. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:21-28 [Conf]
  9. E. Chaniotakis, P. Kalivas, Kiamal Z. Pekmestzi
    Long Number Bit-Serial Squarers. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:29-36 [Conf]
  10. Roger A. Golliver, Silvia M. Müller, Stuart F. Oberman, Martin S. Schmookler, Debjit Das Sarma, Andrew Beaumont-Smith
    Pain versus Gain in the Hardware Design of FPUs and Supercomputers. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:39- [Conf]
  11. Javier D. Bruguera, Tomás Lang
    Floating-Point Fused Multiply-Add: Reduced Latency for Floating-Point Addition. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:42-51 [Conf]
  12. Sylvie Boldo, Jean-Michel Muller
    Some Functions Computable with a Fused-Mac. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:52-58 [Conf]
  13. Silvia M. Müller, Christian Jacobi, Hwa-Joon Oh, Kevin D. Tran, Scott R. Cottier, Brad W. Michael, Hiroo Nishikawa, Yonetaro Totsuka, Tatsuya Namatame, Naoka Yano, Takashi Machida, Sang H. Dhong
    The Vector Floating-Point Unit in a Synergistic Processor Element of a CELL Processor. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:59-67 [Conf]
  14. Vincent Lefèvre
    New Results on the Distance between a Segment and Z2. Application to the Exact Rounding. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:68-75 [Conf]
  15. Merav Aharoni, Sigal Asaf, Ron Maharik, Ilan Nehama, Ilya Nikulshin, Abraham Ziv
    Solving Constraints on the Invisible Bits of the Intermediate Result for Floating-Point Verification. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:76-83 [Conf]
  16. David Hough, Bill Hay, Jeff Kidder, Jason Riedy, Guy L. Steele Jr., Jim Thomas
    Arithmetic Interactions: From Hardware to Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:87- [Conf]
  17. Youngmoon Choi, Earl E. Swartzlander Jr.
    Parallel Prefix Adder Design with Matrix Representation. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:90-98 [Conf]
  18. Peter-Michael Seidel
    High-Radix Implementation of IEEE Floating-Point Addition. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:99-106 [Conf]
  19. Bart R. Zeydel, Theo T. J. H. Kluter, Vojin G. Oklobdzija
    Efficient Mapping of Addition Recurrence Algorithms in CMOS. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:107-113 [Conf]
  20. Zhaojun Wo, Israel Koren
    Synthesis of Saturating Counters Using Traditional and Non-Traditional Basic Counters. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:114-121 [Conf]
  21. Jean-Michel Muller, Arnaud Tisserand, Benoît Dupont de Dinechin, Christophe Monat
    Division by Constant for the ST100 DSP Microprocessor. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:124-130 [Conf]
  22. Arch D. Robison
    N-Bit Unsigned Division via N-Bit Multiply-Add. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:131-139 [Conf]
  23. Naofumi Takagi, Shunsuke Kadowaki, Kazuyoshi Takagi
    A Hardware Algorithm for Integer Division. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:140-146 [Conf]
  24. Elisardo Antelo, Tomás Lang, Paolo Montuschi, Alberto Nannarelli
    Low Latency Digit-Recurrence Reciprocal and Square-Root Reciprocal Algorithm and Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:147-154 [Conf]
  25. David W. Matula, Alex Fit-Florea, Mitchell Aaron Thornton
    Table Lookup Structures for Multiplicative Inverses Modulo 2k. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:156-163 [Conf]
  26. Jean-Claude Bajard, Laurent Imbert, Graham A. Jullien
    Parallel Montgomery Multiplication in GF(2k) Using Trinomial Residue Arithmetic. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:164-171 [Conf]
  27. David Harris, Ram Krishnamurthy, Mark Anders, Sanu Mathew, Steven Hsu
    An Improved Unified Scalable Radix-2 Montgomery Multiplier. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:172-178 [Conf]
  28. Dhananjay S. Phatak, Tom Goff
    Fast Modular Reduction for Large Wordlengths via One Linear and One Cyclic Convolution. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:179-186 [Conf]
  29. Marc Daumas, Guillaume Melquiond, César Muñoz
    Guaranteed Proofs Using Interval Arithmetic. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:188-195 [Conf]
  30. Mark G. Arnold
    The Residue Logarithmic Number System: Theory and Implementation. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:196-205 [Conf]
  31. Jean-Claude Bajard, Laurent Imbert, Thomas Plantard
    Arithmetic Operations in the Polynomial Modular Number System. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:206-213 [Conf]
  32. Khan Wahid, Vassil S. Dimitrov, Graham A. Jullien
    Error-Free Computation of 8x8 2-D DCT and IDCT Using Two-Dimensional Algebraic Integer Quantization. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:214-221 [Conf]
  33. Marco Macchetti, Luigi Dadda
    Quasi-Pipelined Hash Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:222-229 [Conf]
  34. E. George Walters III, Michael J. Schulte
    Efficient Function Approximation Using Truncated Multipliers and Squarers. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:232-239 [Conf]
  35. Peter Kornerup, David W. Matula
    Single Precision Reciprocals by Multipartite Table Lookup. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:240-248 [Conf]
  36. Pavan Adharapurapu, Milos D. Ercegovac
    A Linear-System Operator Based Scheme for Evaluation of Multinomials. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:249-256 [Conf]
  37. Damien Stehlé, Paul Zimmermann
    Gal's Accurate Tables Method Revisited. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:257-264 [Conf]
  38. Peter W. Markstein
    A Fast-Start Method for Computing the Inverse Tangent. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:266-271 [Conf]
  39. Stuart F. Oberman, Michael Y. Siu
    A High-Performance Area-Efficient Multifunction Interpolator. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:272-279 [Conf]
  40. Elisardo Antelo, Julio Villalba
    Low Latency Pipelined Circular CORDIC. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:280-287 [Conf]
  41. Florent de Dinechin, Alexey V. Ershov, Nicolas Gast
    Towards the Post-Ultimate libm. [Citation Graph (0, 0)][DBLP]
    IEEE Symposium on Computer Arithmetic, 2005, pp:288-295 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002