|
Conferences in DBLP
- Michael Zeller, James C. Phillips, A. Dalke, W. Humphrey, Klaus Schulten, Thomas S. Huang, Vladimir Pavlovic, Yunxin Zhao, Zion Lo, Stephen M. Chu, Rajeev Sharma
A Visual Computing Environment for Very Large Scale Biomolecular Modeling. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:3-0 [Conf]
- Vwani P. Roychowdhury, M. P. Anantram
On Computing With Locally-Interconnected Architectures in Atomic/Nanoelectronic Systems. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:14-23 [Conf]
- Hercule Kwan, Edward J. Powers, Earl E. Swartzlander Jr.
Realization of a nonlinear digital filter on a DSP array processor. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:24-33 [Conf]
- Hyunman Chang, Soohwan Ong, Myung Hoon Sunwoo
A Linear Array Parallel Image Processor: SliM-II. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:34-41 [Conf]
- D. Noguet
A massively parallel implementation of the watershed based on cellular automata. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:42-52 [Conf]
- Edwin Rijpkema, Gerben J. Hekstra, Ed F. Deprettere, Jun Ma
A strategy for determining a Jacobi specific dataflow processor. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:53-0 [Conf]
- Eddy de Greef, Francky Catthoor, Hugo De Man
Array Placement for Storage Size Reduction in Embedded Multimedia Systems. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:66-75 [Conf]
- Yuan-Hau Yeh, Chen-Yi Lee
Buffer size optimization for full-search block matching algorithms. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:76-85 [Conf]
- Carolina Miro, Nicolas Darbel, Renaud Pacalet, Valerie Paquet
A VLSI Architecture for Image Geometrical Transformations Using an Embedded Core Based Processor. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:86-95 [Conf]
- Yeong-Kang Lai, Liang-Gee Chen, Yung-Pin Lee
A flexible data-interlacing architecture for full-search block-matching algorithm. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:96-0 [Conf]
- Roberto R. Osorio, Javier D. Bruguera
New arithmetic coder/decoder architectures based on pipelining. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:106-115 [Conf]
- Ansgar Drolshagen, H. Henkelmann, Walter Anheier
Processor Elements for the Standard Cell Implementation of Residue Number Systems. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:116-123 [Conf]
- Julio Villalba, Tomás Lang
Low latency word serial CORDIC. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:124-131 [Conf]
- Tomás Lang, Elisardo Antelo
CORDIC-based computation of arccos and arcsin. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:132-143 [Conf]
- Michael J. Schulte, James E. Stine
Accurate Function Approximations by Symmetric Table Lookup and Addition. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:144-153 [Conf]
- Christian V. Schimpfle, Sven Simon, Josef A. Nossek
Low Power CORDIC Implementation Using Redundant Number Representation. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:154-161 [Conf]
- B. Haller, J. Goetze, Joseph R. Cavallaro
Efficient Implementation of Rotation Operations for High Performance QRD-RLS Filtering. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:162-0 [Conf]
- Luc Bougé, David Cachera
A logical framework to prove properties of Alpha programs. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:187-198 [Conf]
- Dirk Fimmel, Renate Merker
Determination of the Processor Functionality in the Design of Processor Arrays. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:199-208 [Conf]
- Rumen Andonov, Nicola Yanev, Hafid Bourzoufi
Three-dimensional orthogonal tile sizing problem: mathematical programming approach. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:209-218 [Conf]
- Uwe Eckhardt, Renate Merker
Scheduling in Co-Partitioned Array Architectures. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:219-228 [Conf]
- Pierre-Yves Calland, Jack Dongarra, Yves Robert
Tiling with limited resources. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:229-238 [Conf]
- Florent de Dinechin
Libraries of schedule-free operators in Alpha. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:239-0 [Conf]
- Shuvra S. Bhattacharyya, Praveen K. Murthy, Edward A. Lee
Optimized software synthesis for synchronous dataflow. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:250-262 [Conf]
- Richard S. Stevens
The Processing Graph Method Tool (PGMT). [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:263-271 [Conf]
- Helvio P. Peixoto, Margarida F. Jacome
Algorithm and architecture-level design space exploration using hierarchical data flows. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:272-282 [Conf]
- Jens Horstmannshoff, Thorsten Grötker, Heinrich Meyr
Mapping multirate dataflow to complex RT level hardware models. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:283-0 [Conf]
- Carsten Reuter, M. Schwiegershausen, Peter Pirsch
Heterogeneous Multiprocessor Scheduling and Allocation using Evolutionary Algorithms. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:294-303 [Conf]
- Dolors Royo, Miguel Valero-García, Antonio González, Carme Mari
A Methodology for User-Oriented Scalability Analysis. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:304-315 [Conf]
- Terry Disz, Robert Olson, Rick L. Stevens
Performance model of the Argonne Voyager multimedia server. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:316-327 [Conf]
- Jian Chen, Valerie E. Taylor
PART: a partitioning tool for efficient use of distributed systems. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:328-337 [Conf]
- Bart Kienhuis, Ed F. Deprettere, Kees A. Vissers, Pieter van der Wolf
An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:338-349 [Conf]
- Corinne Ancourt, Denis Barthou, Christophe Guettier, François Irigoin, Bertrand Jeannet, Jean Jourdan, Juliette Mattioli
Automatic data mapping of signal processing applications. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:350-0 [Conf]
- Carl Ebeling, Darren C. Cronquist, Paul Franklin
Configurable computing: the catalyst for high-performance architectures. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:364-373 [Conf]
- Luca Breveglieri, Luigi Dadda, Vincenzo Piuri
Fast Arithmetic and Fault Tolerance in the FERMI System. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:374-383 [Conf]
- M. Cavadini, M. Wosnitza, Markus Thaler, Gerhard Tröster
A Multiprocessor System for Real Time High Resolution Image Correlation. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:384-391 [Conf]
- Reiner W. Hartenstein, Jürgen Becker, Michael Herz, Ulrich Nageldinger
A Novel Sequencer Hardware for Application Specific Computing. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:392-401 [Conf]
- Cristiano C. de Araujo, Marcus V. D. dos Santos, Edna Barros
A FPGA-based Implementation of an Intravenous Infusion Controller System. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:402-411 [Conf]
- Stephanie Dogimont, M. Gumm, Friederich Mombers, Daniel Mlynek, A. Torielli
Conception and design of a RISC CPU for the use as embedded controller within a parallel multimedia architecture. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:412-421 [Conf]
- Andy Negoi, Alain Guyot, Jacques Zimmermann
A dedicated circuit for charged particles simulation using the Monte Carlo method. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:422-431 [Conf]
- Mike Parks
A Modular Element for Shared Buffer ATM Switch Fabrics. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:432-0 [Conf]
- Michael Gansen, Frank Richter, Oliver Weiss, Tobias G. Noll
A Datapath Generator for Full-Custom Macros of Iterative Logic Arrays. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:438-447 [Conf]
- Stefan Pees, Martin Vaupel, Vojin Zivojnovic, Heinrich Meyr
On core and more: a design perspective for systems-on-a-chip. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:448-457 [Conf]
- Herbert Dawid, Klaus-Jürgen Koch, Johannes Stahl
ADPCM codec: from system level description to versatile HDL model. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:458-467 [Conf]
- Gerhard Fettweis
Design methodology for digital signal processing. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:468-0 [Conf]
- Peter M. Kuhn, Andreas Weisgerber, Robert Poppenwimmer, Walter Stechele
A flexible VLSI architecture for variable block size segment matching with luminance correction. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:479-488 [Conf]
- Peter Rieder, Josef A. Nossek
Implementation of Orthogonal Wavelet Transforms and their Applications. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:489-498 [Conf]
- Manuel Sánchez, Juan López, Oscar G. Plata, Emilio L. Zapata
An efficient architecture for the in place fast cosine transform. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:499-508 [Conf]
- Jui-Hua Li, Nam Ling
An efficient video decoder design for MPEG-2 MP@ML. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:509-518 [Conf]
- Christian Luetkemeyer
An Optimized Coefficient Update Processor for High-Throughput Adaptive Equalizers. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:519-528 [Conf]
- Benjamin W. Wah, Yi Shang, Zhe Wu
Discrete Lagrangian Method for Optimizing the Design of Multiplierless QMF Filter Banks. [Citation Graph (0, 0)][DBLP] ASAP, 1997, pp:529-0 [Conf]
|