The SCEAS System
Navigation Menu

Conferences in DBLP

International Conference on Quality Software (qsic)
2005 (conf/eh/2005)


  1. Conference Organizers and NASA/DoD Advisory Committee. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:- [Conf]

  2. Message from the Steering Committee Chair. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:- [Conf]

  3. Copyright. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:- [Conf]

  4. Message from the Program Committee Co-Chairs. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:- [Conf]

  5. Title Pages. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:- [Conf]

  6. Program Committee. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:- [Conf]

  7. Conference Committees. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:- [Conf]

  8. Title Page. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:- [Conf]

  9. Additional Reviewers. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:- [Conf]

  10. Workshop Committees. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:- [Conf]

  11. Keynote Speech. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:- [Conf]

  12. Preface. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:- [Conf]
  13. Peng Wu 0002, Huimin Lin
    Model-Based Testing of Concurrent Programs with Predicate Sequencing Constraints. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:3-10 [Conf]
  14. David A. Gwaltney, Michael I. Ferguson
    Enabling the On-line Intrinsic Evolution of Analog Controllers. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:3-11 [Conf]
  15. Nor Laily Hashim, Heinz W. Schmidt, Sita Ramakrishnan
    Test Order for Class-based Integration Testing of Java Applications. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:11-18 [Conf]
  16. Dmitry Berenson, Nicolás S. Estévez, Hod Lipson
    Hardware Evolution of Analog Circuits for In-situ Robotic Fault-Recovery. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:12-19 [Conf]
  17. Kai-Yuan Cai, Lei Zhao, Hai Hu, Chang-Hai Jiang
    On the Test Case Definition for GUI Testing. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:19-28 [Conf]
  18. Edward Ramsden, Garrison W. Greenwood, David Hunter
    EARP-1 - An Evolvable Analog Research Platform. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:20-25 [Conf]
  19. Shuguang Zhao, Licheng Jiao, Jianxun Zhao, Yuping Wang
    Evolutionary Design of Analog Circuits with a Uniform-Design Based Multi-Objective Adaptive Genetic Algorithm. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:26-29 [Conf]
  20. Lasse Harjumaa, Ilkka Tervonen, Anna Huttunen
    Peer Reviews in Real Life - Motivators and Demotivators. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:29-36 [Conf]
  21. Jorge Luís Machado do Amaral, José Franco Machado do Amaral, Ricardo Tanscheit, Marco Aurélio Cavalcanti Pacheco, Antonio Carneiro de Mesquita Filho
    Tuning Evolvable PID Controllers through a Clonal Selection Algorithm. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:30-33 [Conf]
  22. Shivakumar Viswanathan, Jordan B. Pollack
    On the Robustness Achievable with Stochastic Development Processes. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:34-39 [Conf]
  23. Haohai Ma, Zhe Ji, Weizhong Shao, Lu Zhang
    Towards the UML Evaluation Using Taxonomic Patterns on Meta-Classes. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:37-44 [Conf]
  24. David A. Gwaltney, Kenneth Dutton
    A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:43-50 [Conf]
  25. Henrik Hedberg, Jouni Lappalainen
    A Preliminary Evaluation of Software Inspection Tools, with the DESMET Method. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:45-54 [Conf]
  26. Tomas Pecenka, Zdenek Kotásek, Lukás Sekanina, Josef Strnadel
    Automatic Discovery of RTL Benchmark Circuits with Predefined Testability Properties. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:51-58 [Conf]
  27. Tsong Yueh Chen, Sau-Fun Tang, Pak-Lok Poon, T. H. Tse
    Identification of Categories and Choices in Activity Diagrams. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:55-63 [Conf]
  28. Emanuele Stomeo, Tatiana Kalganova, Cyrille Lambert, N. Lipnitsakya, Y. Yatskevich
    On Evolution of Relatively Large Combinational Logic Circuits. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:59-66 [Conf]
  29. Bernhard K. Aichernig, Percy Antonio Pari Salas
    Test Case Generation by OCL Mutation and Constraint Solving. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:64-71 [Conf]
  30. Shuguang Zhao, Jianxun Zhao, Licheng Jiao
    Adaptive Genetic Algorithm Based Approach for Evolutionary Design and Multi-objective Optimization of Logic Circuits. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:67-72 [Conf]
  31. Wolfgang Grieskamp, Nikolai Tillmann, Colin Campbell, Wolfram Schulte, Margus Veanes
    Action Machines - Towards a Framework for Model Composition, Exploration and Conformance Testing Based on Symbolic Computation. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:72-82 [Conf]
  32. Lukás Sekanina, Ricardo Salem Zebulum
    Evolutionary Discovering of the Concept of the Discrete State at the Transistor Level. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:73-78 [Conf]
  33. Morten Hartmann, Per Kristian Lehre, Pauline C. Haddow
    Evolved Digital Circuits and Genome Complexity. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:79-86 [Conf]
  34. Matthias Book, Volker Gruhn, Malte Hülder, André Köhler, Andreas Kriegel
    Cost and Response Time Simulation forWeb-based Applications on Mobile Channels. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:83-90 [Conf]
  35. Heng Liu, Julian F. Miller, Andy M. Tyrrell
    Intrinsic Evolvable Hardware Implementation of a Robust Biological Development Model for Digital Systems. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:87-92 [Conf]
  36. Aleksander Binemann-Zdanowicz, Bernhard Thalheim, Klaus-Dieter Schewe, Jane Zhao
    Quality Assurance in the Design of Web Information Systems. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:91-98 [Conf]
  37. A. P. Shanthi, L. Karthik Singaram, Ranjani Parthasarathi
    Evolution of Asynchronous Sequential Circuits. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:93-96 [Conf]
  38. Phillip W. Moore, Ganesh K. Venayagamoorthy
    Evolving Combinational Logic Circuits Using a Hybrid Quantum Evolution and Particle Swarm Inspired Algorithm. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:97-102 [Conf]
  39. Wei-Tek Tsai, Dawei Zhang, Raymond A. Paul, Yinong Chen
    Stochastic Voting Algorithms for Web Services Group Testing. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:99-108 [Conf]
  40. Nicholas J. Macias, Lisa J. K. Durbeck
    A Hardware Implementation of the Cell Matrix Self-Configurable Architecture: The Cell Matrix MOD 88. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:103-106 [Conf]
  41. Ronald F. DeMara, Kening Zhang
    Autonomous FPGA Fault Handling through Competitive Runtime Reconfiguration. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:109-116 [Conf]
  42. Xiaodong Yi, Ji Wang, Xuejun Yang
    Verification of C Programs using Slicing Execution. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:109-116 [Conf]
  43. James M. Hereford, Tuze Kuyucu
    Robust Neural Networks Using Motes. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:117-124 [Conf]
  44. Lars Grunske, Bernhard Kaiser
    Automatic Generation of Analyzable Failure Propagation Models from Component-Level Failure Annotations. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:117-123 [Conf]
  45. Jianwen Xiang, Kazuhiro Ogata
    Formal Fault Tree Analysis of State Transition Systems. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:124-134 [Conf]
  46. Garrison W. Greenwood
    Practical Concerns When Evolving Circuits Impervious to Anticipated Faults. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:125-128 [Conf]
  47. Richard Terrile, Hrand Aghazarian, Michael I. Ferguson, Wolfgang Fink, Terrance L. Huntsberger, Didier Keymeulen, Gerhard Klimeck, Mark A. Kordon, Seungwon Lee, Paul von Allmen
    Evolutionary Computation Technologies for the Automated Design of Space Systems. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:131-138 [Conf]
  48. Hai Hu, W. Eric Wong, Chang-Hai Jiang, Kai-Yuan Cai
    A Case Study of the Recursive Least Squares Estimation Approach to Adaptive Testing for Software Components. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:135-141 [Conf]
  49. Sean V. Hum, Michal Okoniewski, Robert J. Davies
    An Evolvable Antenna Platform Based on Reconfigurable Reflectarrays. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:139-146 [Conf]
  50. Minghui Zhou, Hong Mei, Lu Zhang
    A Multi-Property Trust Model for Reconfiguring Component Software. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:142-149 [Conf]
  51. Evangelos F. Stefatos, Tughrul Arslan, Didier Keymeulen, Ian Ferguson
    An EHW Architecture for the Design of Unconstrained Low-Power FIR Filters for Sensor Control Using Custom-Reconfigurable Technology. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:147-153 [Conf]
  52. Sajjad Mahmood, Richard Lai
    Measuring the Complexity of a UML Component Specification. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:150-160 [Conf]
  53. Nasri Sulaiman, Tughrul Arslan
    A Multi-objective Genetic Algorithm for On-chip Real-time Optimisation of Word Length and Power Consumption in a Pipelined FFT Processor targeting a MC-CDMA Receiver. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:154-159 [Conf]
  54. He Jingsong, Wang Xufa, Zhang Min, Wang Jiying, Fang Qiansheng
    New Research on Scalability of Lossless Image Compression by GP Engine. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:160-164 [Conf]
  55. Stephen S. Yau, Gaurav Goyal, Yisheng Yao
    Replication for Adaptive Responsiveness in Service-Oriented Systems. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:161-168 [Conf]
  56. John Rieffel, Jordan B. Pollack
    Evolving Assembly Plans for Fully Automated Design and Assembly. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:165-170 [Conf]
  57. Muhammad Ali Babar, Ian Gorton, D. Ross Jeffery
    Capturing and Using Software Architecture Knowledge for Architecture-Based Software Development. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:169-176 [Conf]
  58. James Bickford, Sean George, John Manobianco, Mark Adams, Donna Manobianco
    Large Scale Deployment and Operation of Distributed Sensor Assets Optimized for Robust Mars Exploration. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:173-182 [Conf]
  59. Yan Jin, Jun Han
    Runtime Validation of Behavioural Contracts for Component Software. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:177-186 [Conf]
  60. Tihamer Toth-Fejel
    Non-Evolvable Indirectly Replicating Nanorobots with Self-Assembling Parts. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:183-192 [Conf]
  61. W. K. Chan, S. C. Cheung, T. H. Tse
    Fault-Based Testing of Database Application Programs with Conceptual Data Model. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:187-196 [Conf]
  62. Constantinos Mavroidis, Ajay Ummat
    Space Bionanorobotic Systems: Design and Applications. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:193-202 [Conf]
  63. Stefan Brass, Christian Goldberg
    Proving the Safety of SQL Queries. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:197-204 [Conf]
  64. John R. Koza, Sameer H. Al-Sakran, Lee W. Jones
    Cross-Domain Features of Runs of Genetic Programming Used to Evolve Designs for Analog Circuits, Optical Lens Systems, Controllers, Antennas, Mechanical Systems, and Quantum Computing Circuits. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:205-214 [Conf]
  65. Alexei Tretiakov, Sven Hartmann
    Higher-Order Entity Relationship Modelling with UML. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:205-214 [Conf]
  66. Viktor Zykov, Josh C. Bongard, Hod Lipson
    Co-evolutionary Variance Can Guide Physical Testing in Evolutionary System Identification. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:213-220 [Conf]
  67. Akira Osada, Daigo Ozawa, Haruhiko Kaiya, Kenji Kaijiri
    Modeling Software Characteristics and Their Correlations in A Specific Domain by Comparing Existing Similar Systems. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:215-222 [Conf]
  68. Saranyan Vigraham, John C. Gallagher
    A Case for Using Minipop as the Evolutionary Engine in a CTRNN-EH Control Device: An Analysis of Area Requirements and Search Efficacy. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:221-228 [Conf]
  69. Haruhiko Kaiya, Motoshi Saeki
    Ontology Based Requirements Analysis: Lightweight Semantic Processing Approach. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:223-230 [Conf]
  70. Simon Harding, Julian F. Miller
    Evolution In Materio : A Real-Time Robot Controller in Liquid Crystal. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:229-238 [Conf]
  71. Satyajit Acharya, Chris George, Hrushikesha Mohanty
    Domain Consistency in Requirements Specification. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:231-240 [Conf]
  72. Mikhail Prokopenko, Peter Wang, Don Price
    Complexity Metrics for Self-monitoring Impact Sensing Networks. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:239-246 [Conf]
  73. W. K. Chan, T. Y. Chen, Heng Lu
    A Metamorphic Approach to Integration Testing of Context-Sensitive Middleware-Based Applications. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:241-249 [Conf]
  74. John C. Gallagher, Sanjay K. Boddhu, Saranyan Vigraham
    A Reconfigurable Continuous Time Recurrent Neural Network for Evolvable Hardware Applications. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:247-250 [Conf]
  75. Gyu-Baek Kim
    A Method of Generating Massive Virtual Clients and Model-based Performance Test. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:250-254 [Conf]
  76. Andrew J. Greensted, Andy M. Tyrrell
    Implementation Results for a Fault-Tolerant Multicellular Architecture Inspired by Endocrine Communication. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:253-261 [Conf]
  77. Huaizhong Li, Chiou Peng Lam
    An Ant Colony Optimization Approach to Test Sequence Generation for Statebased Software Testin. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:255-264 [Conf]
  78. Gianluca Tempesti, Pierre-André Mudry, Ralph Hoffmann
    A Move Processor for Bio-Inspired Systems. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:262-271 [Conf]
  79. Xia Liu, Qing Wang
    Study on Application of a Quantitative Evaluation Approach for Software Architecture Adaptability. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:265-272 [Conf]
  80. Timothy G. W. Gordon, Peter J. Bentley
    Development Brings Scalability to Hardware Evolution. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:272-279 [Conf]
  81. Dong Guo, Liang Hu, Meng Zhang, Zhuopeng Zhang
    GcpSensor: a CPU Performance Tool for Grid Environments. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:273-278 [Conf]
  82. Vasudeva Varma, Kirti Garg
    Case Studies: The Potential Teaching Instruments for Software Engineering Education. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:279-286 [Conf]
  83. Lucian Prodan, Mihai Udrescu, Mircea Vladutiu
    Survivability of Embryonic Memories: Analysis and Design Principles. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:280-289 [Conf]
  84. Sandy Citro, Jim McGovern, Caspar Ryan
    An Efficient Consistency Management Algorithm for Real-Time Mobile Collaboration. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:287-264 [Conf]
  85. André Stauffer, Daniel Mange, Gianluca Tempesti
    Embryonic Machines That Grow, Self-Replicate and Self-Repair. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:290-293 [Conf]
  86. Arash Hariri, Reza Rastegar, K. Navi, Morteza Saheb Zamani, Mohammad Reza Meybodi
    Cellular Learning Automata based Evolutionary Computing (CLA-EC) for Intrinsic Hardware Evolution. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:294-297 [Conf]
  87. Ingomar Wenzel, Raimund Kirner, Peter P. Puschner, Bernhard Rieder
    Principles of Timing Anomalies in Superscalar Processors. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:295-306 [Conf]
  88. Hugo de Garis, Thayne Batty, Wang Ce
    FemtoComputing: New Architectural Ideas for Procedural and Evolutionary Computers Whose Components Switch in Femto-Seconds. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:301-306 [Conf]
  89. Cat Kutay, Muhammad Ali Babar
    Teaching Three Quality Assurance Techniques in Tandem - Lessons Learned. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:307-312 [Conf]
  90. Leone Pereira Masiero, Marco Aurélio Cavalcanti Pacheco, Carlos R. Hall Barbosa, Cristina Costa Santini
    Molecular Circuit Design. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2005, pp:307-312 [Conf]
  91. F. T. Chan, W. H. Tang, T. Y. Chen
    Software Testing Education and Training in Hong Kong. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:313-316 [Conf]
  92. Ken Ngo-Pham, John Bigham, Julian Rodaway, Laurissa Tokarchuk
    A System to Mark Programs Automatically. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:317-322 [Conf]
  93. Allan Fisher, Jill Fain Lehman
    Dynamic Delivery of Software Development Curriculum. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:323-326 [Conf]
  94. Tsong Yueh Chen, Fei-Ching Kuo, Zhiquan Zhou
    Teaching Automated Test Case Generation. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:327-333 [Conf]
  95. Yuen-Tak Yu, Pak-Lok Poon
    Designing Activities for Learning Software Quality Practices. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:333-340 [Conf]
  96. R. A. Dheepak, Shakeb Ali, Ira Gupta, Hardik Dave, Adarsh Kailash Upadhyay, Lech D. Alves, Anish Damodaran, Anirban Chakrabarti, Anirban Ghosh
    Scalable Enterprise Level Workflow Manager for the Grid. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:341-348 [Conf]
  97. Antonio Congiusta, Domenico Talia, Gianluigi Greco, Antonella Guzzo, Giuseppe Manco, Luigi Pontieri, Domenico Saccà
    A Data Mining-based Framework for GridWorkflow Management. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:349-356 [Conf]
  98. Zhiming Zhao, Adam Belloum, Adianto Wibisono, Frank Terpstra, Piter T. de Boer, Peter M. A. Sloot, Bob Hertzberger
    Scientific workflow management: between generality and applicability. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:357-364 [Conf]
  99. John Noll
    A Peer-to-peer Architecture forWorkflow in Virtual Enterpris. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:365-372 [Conf]
  100. Jun Yan, Yun Yang, Ryszard Kowalczyk, Xuan Thang Nguyen
    A Service Workflow Management Framework Based on Peer-to-Peer and Agent Technologies. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:373-382 [Conf]
  101. Lin Padgham, John Thangarajah, Michael Winikoff
    Tool Support for Agent Development using the Prometheus Methodology. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:383-388 [Conf]
  102. Jason Khallouf, Michael Winikoff
    Towards Goal-Oriented Design of Agent Systems. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:389-394 [Conf]
  103. Paul R. Taylor, Peter Evans-Greenwood, James Odell
    The Genesis of a Pattern Language for Agent-based Enterprise Systems. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:395-400 [Conf]
  104. Michael Winikoff
    Towards Making Agent UML Practical: A Textual Notation and a Tool. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:401-412 [Conf]
  105. Xuan Thang, Ryszard Kowalczyk
    Enabling Agent-Based Management of Web Services with WS2JADE. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:407-412 [Conf]
  106. Mikhail Perepletchikov, Lin Padgham
    Systematic Incremental Development of Agent Systems, using Prometheus. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:413-418 [Conf]
  107. Damien Wilmann, Leon Sterling
    Guiding agent-oriented requirements elicitation: HOMER. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:419-424 [Conf]
  108. Ingo Müller, Peter Braun, Ryszard Kowalczyk
    Design Patterns for Agent-Based Service Composition in theWeb. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:425-430 [Conf]
  109. Ji Wang, Rui Shen, Hong Zhu
    Caste-Centric Agent-Oriented Programming. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:431-438 [Conf]
  110. Wanita Sherchan, Shonali Krishnaswamy, Seng Wai Loke
    Relevant Past Performance for Selecting Web Services. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:439-445 [Conf]
  111. Jingtao Yang, Corina Cîrstea, Peter Henderson
    An Operational Semantics for DFM, a Formal Notation for Modelling Asynchronous Web Services Coordination. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:446-451 [Conf]
  112. Peter Massuthe, Karsten Schmidt
    Operating Guidelines - an Automata-Theoretic Foundation for the Service-Oriented Architecture. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:452-457 [Conf]
  113. Bruce Quig, Michael Kölling, John Rosenberg, Phillip Steele
    Interactive Visualisation and Testing of Jini Services. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:458-463 [Conf]
  114. Jiangang Ma, Yanchun Zhang, Minglu Li
    OMWSC- An Ontology-Based Model for Web Services Composition. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:464-469 [Conf]
  115. W. K. Chan, S. C. Cheung, Karl R. P. H. Leung
    Towards a Metamorphic Testing Methodology for Service-Oriented Software Applications. [Citation Graph (0, 0)][DBLP]
    QSIC, 2005, pp:470-476 [Conf]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002