The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Design & Test of Computers
1990, volume: 7, number: 5


  1. D&T News. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1990, v:7, n:5, pp:3-4 [Journal]
  2. Giovanni De Micheli
    Guest Editorial: High-Level Synthesis of Digital Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1990, v:7, n:5, pp:6-7 [Journal]
  3. Raul Camposano
    From Behavior to Structure: High-Level Synthesis. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1990, v:7, n:5, pp:8-19 [Journal]
  4. Jayaram Bhasker, Huan-Chih Lee
    An Optimizer for Hardware Synthesis. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1990, v:7, n:5, pp:20-36 [Journal]
  5. Giovanni De Micheli, David C. Ku, Frederic Mailhot, Thomas K. Truong
    The Olympus Synthesis System. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1990, v:7, n:5, pp:37-53 [Journal]
  6. Srimat T. Chakradhar, Vishwani D. Agrawal, Michael L. Bushnell, Thomas K. Truong
    Neural Net and Boolean Satisfiability Models of Logic Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1990, v:7, n:5, pp:54-57 [Journal]

  7. DATC Newsletter. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1990, v:7, n:5, pp:62-63 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002