The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Design & Test of Computers
1996, volume: 13, number: 1

  1. John W. Sheppard
    SCC20 attracts IEC participation. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:2-0 [Journal]
  2. Masaharu Imai, Eugenio Villar
    ASPDAC 1995: HDL synthesizability and interoperability. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:3-4 [Journal]
  3. Yervant Zorian, Jan Hlavicka
    Guest Editors' Introduction: East Meets West. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:5-7 [Journal]
  4. Tibor Bartos, Norbert Fristacky
    Verifying Timing Consistency in Formal Specifications. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:8-15 [Journal]
  5. Stanislaw J. Piestrak
    Self-Checking Design in Eastern Europe. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:16-25 [Journal]
  6. Anatoly Prihozhy
    Net Scheduling in High-Level Synthesis. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:26-35 [Journal]
  7. Sergiu Radu, Viorel Onofrei, Mihai Albulet
    Interconnection Problems in Modern Computers. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:36-46 [Journal]
  8. Raimund Ubar
    Test Synthesis with Alternative Graphs. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:48-57 [Journal]
  9. Mick Tegethoff, Tom Chen
    Sensitivity Analysis of Critical Parameters in Board Test. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:58-63 [Journal]
  10. Joseph A. Mielke
    Frequency Domain Testing of ADCs. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:64-69 [Journal]
  11. Peter H. Schneider, Ulf Schlichtmann, Bernd Wurth
    Fast Power Estimation of Large Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:70-78 [Journal]
  12. Kenneth M. Thompson
    Intel and the Myths of Test. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:79-81 [Journal]

  13. IEEE Design & Test of Computers. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:82-83 [Journal]

  14. Design Automation Technical Committee Newsletter. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:84-85 [Journal]

  15. Test Technology Tc Newsletter. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:86-87 [Journal]
  16. Scott Davidson
    Base 1 logic: A method for environmentally friendly PC design. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1996, v:13, n:1, pp:88-0 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002