The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Design & Test of Computers
1999, volume: 16, number: 2


  1. Variety at Its Best. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:1-0 [Journal]

  2. News. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:3-4 [Journal]
  3. Mukund Modi
    Mixed-Signal Test Bus, Embedded Core Test Efforts Advance. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:5-6 [Journal]

  4. Conference Reports. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:7-93 [Journal]

  5. Gordon E. Moore: A Pioneer Looks Back at Semiconductors. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:8-14 [Journal]
  6. Vijay K. Madisetti
    Guest Editor's Introduction: Reengineering Digital Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:15-16 [Journal]
  7. Ronald C. Stogdill
    Dealing with Obsolete Parts. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:17-25 [Journal]
  8. Gregory H. Chisholm, Steven T. Eckmann, Christopher M. Lain, Robert Veroff
    Understanding Integrated Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:26-37 [Journal]
  9. Vijay K. Madisetti, Yong-Kyu Jung, Moinul H. Khan, Jeongwook Kim, Theodore Finnessy
    Reengineering Legacy Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:38-47 [Journal]
  10. Rao R. Tummala, Vijay K. Madisetti
    System on Chip or System on Package? [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:48-56 [Journal]
  11. Manoj Sachdev, Hans G. Kerkhoff
    Configurations for IDDQ-Testable PLAs. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:58-65 [Journal]
  12. Xiao-Tao Chen, Wei-Kang Huang, Nohpill Park, Fred J. Meyer, Fabrizio Lombardi
    Design Verification of FPGA Implementations. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:66-73 [Journal]
  13. Alireza Kaviani, Stephen Dean Brown
    The Hybrid Field-Programmable Architecture. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:74-83 [Journal]

  14. IC Reliability and Test: What Will Deep Submicron Bring? [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:84-91 [Journal]

  15. Test Technology TC Newsletter. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:94-95 [Journal]
  16. Scott Davidson
    How Do I Boot Thee? Let Me Check Page 3. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1999, v:16, n:2, pp:96-0 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002