The SCEAS System
Navigation Menu

Journals in DBLP

Electr. Notes Theor. Comput. Sci.
2003, volume: 89, number: 4

  1. Gianpiero Cabodi, Sergio Nocco, Stefano Quer, Alex Kondratyev, Luciano Lavagno, Yosinori Watanabe
    A BMC-formulation for the scheduling problem in highly constrained hardware Systems. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2003, v:89, n:4, pp:- [Journal]
  2. Niklas Eén, Niklas Sörensson
    Temporal induction by incremental SAT solving. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2003, v:89, n:4, pp:- [Journal]
  3. Toni Jussila, Keijo Heljanko, Ilkka Niemelä
    BMC via on-the-fly determinization. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2003, v:89, n:4, pp:- [Journal]
  4. Zurab Khasidashvili, Ziyad Hanna
    SAT-based methods for sequential hardware equivalence verification without synchronization. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2003, v:89, n:4, pp:- [Journal]
  5. Bing Li, Chao Wang, Fabio Somenzi
    A satisfiability-based approach to abstraction refinement in model checking. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2003, v:89, n:4, pp:- [Journal]
  6. P. Madhusudan, Wonhong Nam, Rajeev Alur
    Symbolic computational techniques for solving games. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2003, v:89, n:4, pp:- [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002