The SCEAS System
Navigation Menu

Journals in DBLP

Electr. Notes Theor. Comput. Sci.
2006, volume: 153, number: 3

  1. Oded Maler
    Preface. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:153, n:3, pp:1-2 [Journal]
  2. Oded Maler
    Analog Circuit Verification: a State of an Art. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:153, n:3, pp:3-7 [Journal]
  3. Goran Frehse, Bruce H. Krogh, Rob A. Rutenbar, Oded Maler
    Time Domain Verification of Oscillator Circuit Properties. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:153, n:3, pp:9-22 [Journal]
  4. Martin Freibothe, Jens Schönherr, Bernd Straube
    Formal Verification of the Quasi-Static Behavior of Mixed-Signal Circuits by Property Checking. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:153, n:3, pp:23-35 [Journal]
  5. Darius Grabowski, Daniel Platte, Lars Hedrich, Erich Barke
    Time Constrained Verification of Analog Circuits using Model-Checking Algorithms. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:153, n:3, pp:37-52 [Journal]
  6. Chris J. Myers, Reid R. Harrison, David Walter, Nicholas Seegmiller, Scott Little
    The Case for Analog Circuit Verification. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:153, n:3, pp:53-63 [Journal]
  7. Suwen Yang, Mark R. Greenstreet
    Analysing the Robustness of Surfing Circuits. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:153, n:3, pp:65-77 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002