The SCEAS System
Navigation Menu

Journals in DBLP

IBM Journal of Research and Development
1984, volume: 28, number: 5

  1. Richard L. Taylor
    A Software Architecture for a Mature Design Automation System. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:501-512 [Journal]
  2. Ronald B. Capelli, George C. Sax
    A Device-Independent Graphics Package for CAD Applications. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:512-523 [Journal]
  3. Walter H. Elder, Peter P. Zenewicz, Rita R. Alvarodiaz
    An Interactive System for VLSI Chip Physical Design. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:524-537 [Journal]
  4. John A. Darringer, Daniel Brand, John V. Gerbi, William H. Joyner Jr., Louise Trevillyan
    LSS: A System for Production Logic Synthesis. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:537-545 [Journal]
  5. James L. Gilkinson, Steven D. Lewis, Bruce B. Winter, Amir Hekmatpour
    Automated Technology Mapping. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:546-556 [Journal]
  6. Leon I. Maissel, Hillel Ofek
    Hardware Design and Description Languages in IBM. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:557-563 [Journal]
  7. Zeev Barzilai, Daniel K. Beece, Leendert M. Huisman, Gabriel M. Silberman
    Using a Hardware Simulation Engine for Custom MOS Structured Designs. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:564-571 [Journal]
  8. Rolf-Dieter Fiebrich, Yuh-Zen Liao, George M. Koppelman, Edward N. Adams
    PSI: A Symbolic Layout System. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:572-580 [Journal]
  9. Peter W. Cook
    Constraint Solver for Generalized IC Layout. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:581-589 [Journal]
  10. A. M. Barone, J. K. Morrell
    Custom Chip/Card Design System. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:590-595 [Journal]
  11. Peter S. Hauge, Ellen J. Yoffa
    ACORN: A System for CVS Macro Design by Tree Placement and Tree Customization. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:596-602 [Journal]
  12. Peter C. Elmendorf
    KWIRE: A Multiple-Technology, User-Reconfigurable Wiring Tool for VLSI. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:603-612 [Journal]
  13. Ralph Linsker
    An Iterative-Improvement Penalty-Function-Driven Wire Routing System. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:613-624 [Journal]
  14. D. Leet, P. Shearon, R. France
    A CMOS LSSD Test Generation System. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:625-635 [Journal]
  15. Charles H. Stapper
    Yield Model for Fault Clusters Within Integrated Circuits. [Citation Graph (0, 0)][DBLP]
    IBM Journal of Research and Development, 1984, v:28, n:5, pp:636-640 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002