The SCEAS System
Navigation Menu

Journals in DBLP

Int. J. Neural Syst.
1993, volume: 4, number: 4

  1. Ulrich Ramacher, Peter Schildberg
    Recent Developments In Neurodynamics And Their Impact On The Design Of Neuro-Chips. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:309-316 [Journal]
  2. Krste Asanovic, James Beck, Jerry Feldman, Nelson Morgan, John Wawrzynek
    Designing A Connectionist Network Supercomputer. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:317-326 [Journal]
  3. M. D. Binns, F. J. Clough, S. C. J. Garth
    An Architecture For Fully Integrated Large Scale Neural Networks. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:327-332 [Journal]
  4. Ulrich Ramacher, Wolfgang Raab, Joachim K. Anlauf, J. A. Ulrich Hachmann, Jörg Beichter, Nico Brüls, Matthias Wesseling, Elisabeth Sicheneder, Reinhard Männer, Joachim Gläß, Andreas Wurz
    Multiprocessor And Memory Architecture Of The Neurocomputer Synapse-1. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:333-336 [Journal]
  5. David Naylor, Simon Jones, David Myers, John Vincent
    Neural Network Feature Detector For Real-Time Video Signal Processing. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:337-349 [Journal]
  6. Torsten Lehmann
    A Hardware Efficient Cascadable Chip Set For Ann'S With On-Chip Backpropagation. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:351-358 [Journal]
  7. Howard C. Card
    Analog Circuits For Relaxation Networks. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:359-379 [Journal]
  8. Philip Heng Wai Leong, Marwan A. Jabri
    Kakadu - A Low Power Analogue Neural Network Classifier. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:381-394 [Journal]
  9. Alister Hamilton, Stephen Churcher, Peter J. Edwards, Geoffrey B. Jackson, Alan F. Murray, H. Martin Reekie
    Pulse Stream Vlsi Circuits And Systems: The Epsilon Neural Network Chipset. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:395-405 [Journal]
  10. Leonardo Maria Reyneri, Marcello Chiaberge, Dante Del Corso
    Using Coherent Pulse Width And Edge Modulations In Artificial Neural Systems. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:407-418 [Journal]
  11. Lionel Tarassenko, Jon Tombs, Graham Cairns
    On-Chip Learning With Analogue Vlsi Neural Networks. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:419-426 [Journal]
  12. Peter J. Edwards, Alan F. Murray
    Analogue Synaptic Noise - Implications And Learning Improvements. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:427-433 [Journal]
  13. Rob P. Webb
    Optoelectronic Implementation Of Neural Networks. [Citation Graph (0, 0)][DBLP]
    Int. J. Neural Syst., 1993, v:4, n:4, pp:435-444 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002