The SCEAS System
Navigation Menu

Journals in DBLP

Integration
2005, volume: 39, number: 1

  1. Grigoris Dimitroulakos, Michalis D. Galanis, Athanasios Milidonis, Constantinos E. Goutis
    A high-throughput, memory efficient architecture for computing the tile-based 2D discrete wavelet transform for the JPEG2000. [Citation Graph (0, 0)][DBLP]
    Integration, 2005, v:39, n:1, pp:1-11 [Journal]
  2. S. C. Smith
    Development of a large word-width high-speed asynchronous multiply and accumulate unit. [Citation Graph (0, 0)][DBLP]
    Integration, 2005, v:39, n:1, pp:12-28 [Journal]
  3. Nabil Abu-Khader, Pepe Siy
    Systolic product-sum circuit for GF((22)m) using neuron MOSFETs. [Citation Graph (0, 0)][DBLP]
    Integration, 2005, v:39, n:1, pp:29-47 [Journal]
  4. Pieter Rombouts, Ludo Weyten
    A versatile Nyquist-rate A/D converter with 16-18 bit performance for sensor readout applications. [Citation Graph (0, 0)][DBLP]
    Integration, 2005, v:39, n:1, pp:48-61 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002