The SCEAS System
Navigation Menu

Journals in DBLP

J. Comput. Sci. Technol.
2005, volume: 20, number: 5

  1. Pen-Chung Yew, Jingling Xue
    Forword. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:575-576 [Journal]
  2. Ruby B. Lee, Xiao Yang, Zhijie Shi
    Single-Cycle Bit Permutations with MOMR Execution. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:577-585 [Journal]
  3. Philip Machanick
    The Value of a Small Microkernel for Dreamy Memory and the RAMpage Memory Hierarchy. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:586-595 [Journal]
  4. Ying Chen, Karthik Ranganathan, Vasudev V. Pai, David J. Lilja, Kia Bazargan
    A Novel Memory Structure for Embedded Systems: Flexible Sequential and Random Access Memory. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:596-606 [Journal]
  5. Cheol Kim, Sung Chung, Chu Shik Jhon
    A Power-Aware Branch Predictor by Accessing the BTB Selectively. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:607-614 [Journal]
  6. Yong Xiao, Xing-Ming Zhou
    Performance Evaluation of Data Value Prediction Schemes. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:615-623 [Journal]
  7. Sebastian Wallner
    Micro-Task Processing in Heterogeneous Reconfigurable Systems. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:624-634 [Journal]
  8. Mei Wen, Nan Wu, Haiyan Li, Chunyuan Zhang
    Multiple-Morphs Adaptive Stream Architecture. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:635-646 [Journal]
  9. Wu Jigang, Thambipillai Srikanthan
    Power Efficient Sub-Array in Reconfigurable VLSI Meshes. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:647-653 [Journal]
  10. Ben Leslie, Peter Chubb, Nicholas Fitzroy-Dale, Stefan Götz, Charles Gray, Luke Macpherson, Daniel Potts, Yue-Ting Shen, Kevin Elphinstone, Gernot Heiser
    User-Level Device Drivers: Achieved Performance. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:654-664 [Journal]
  11. Youfeng Wu, Yong-Fong Lee
    Hardware-Software Collaborative Techniques for Runtime Profiling and Phase Transition Detection. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:665-675 [Journal]
  12. Weisong Shi, Sharun Santhosh, Hanping Lufei
    Secure Application-Aware Service Differentiation in Public Area Wireless Networks. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:676-688 [Journal]
  13. Yu Jiang, Binxing Fang, Ming-Zeng Hu, Xiang Cui
    Techniques for Determining the Geographic Location of IP Addresses in ISP Topology Measurement. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:689-701 [Journal]
  14. Wei-Sheng Si, Cheng-Zhi Li
    RMAC: A Reliable MAC Protocol Supporting Multicast for Wireless Ad Hoc Networks. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:702-712 [Journal]
  15. Ya-feng Wu, Yin-long Xu, Guo-Liang Chen
    Approximation Algorithms for Steiner Connected Dominating Set. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:713-716 [Journal]
  16. I-Shyan Hwang, I-Feng Huang, Shin-Cheng Yu
    Dynamic Fuzzy Controlled RWA Algorithm for IP/GMPLS over WDM Networks. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:717-727 [Journal]
  17. Ruochen Liu, Licheng Jiao, Haifeng Du
    Clonal Strategy Algorithm Based on the Immune Memory. [Citation Graph (0, 0)][DBLP]
    J. Comput. Sci. Technol., 2005, v:20, n:5, pp:728-734 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002