The SCEAS System
Navigation Menu

Journals in DBLP

J. Instruction-Level Parallelism
2001, volume: 3, number:

  1. Michael C. Huang, Jose Renau, Seung-Moon Yoo, Josep Torrellas
    The Design of DEETM: a Framework for Dynamic Energy Efficiency and Temperature Management. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 2001, v:3, n:, pp:- [Journal]
  2. Hsien-Hsin S. Lee, Gary S. Tyson, Matthew K. Farrens
    Improving Bandwidth Utilization using Eager Writeback. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 2001, v:3, n:, pp:- [Journal]
  3. Amir Roth, Gurindar S. Sohi
    Squash Reuse via a Simplified Implementation of Register Integration. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 2001, v:3, n:, pp:- [Journal]
  4. Peter Rundberg, Per Stenström
    An All-Software Thread-Level Data Dependence Speculation System for Multiprocessors. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 2001, v:3, n:, pp:- [Journal]
  5. Mike Schlansker, Chris J. Newburn
    Guest Editors' Introduction. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 2001, v:3, n:, pp:- [Journal]
  6. Zhao Zhang, Zhichun Zhu, Xiaodong Zhang
    Breaking Address Mapping Symmetry at Multi-levels of Memory Heirarchy to Reduce DRAM Row-buffer Conflicts. [Citation Graph (0, 0)][DBLP]
    J. Instruction-Level Parallelism, 2001, v:3, n:, pp:- [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002