The SCEAS System
Navigation Menu

Journals in DBLP

Journal of Systems Architecture
2004, volume: 50, number: 2-3

  1. Axel Jantsch, Johnny Öberg, Hannu Tenhunen
    Special issue on networks on chip. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2004, v:50, n:2-3, pp:61-63 [Journal]
  2. Jian Liu, Li-Rong Zheng, Hannu Tenhunen
    Interconnect intellectual property for Network-on-Chip (NoC). [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2004, v:50, n:2-3, pp:65-79 [Journal]
  3. Terry Tao Ye, Luca Benini, Giovanni De Micheli
    Packetization and routing analysis of on-chip multiprocessor networks. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2004, v:50, n:2-3, pp:81-104 [Journal]
  4. Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny
    QNoC: QoS architecture and design process for network on chip. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2004, v:50, n:2-3, pp:105-128 [Journal]
  5. Marcello Coppola, Stephane Curaba, Miltos D. Grammatikakis, Riccardo Locatelli, Giuseppe Maruccia, Francesco Papariello
    OCCN: a NoC modeling framework for design exploration. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2004, v:50, n:2-3, pp:129-163 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002