|
Journals in DBLP
IEEE Micro 2002, volume: 22, number: 3
- Ken Sakamura
The Test of Time. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:2- [Journal]
- Shane M. Greenstein
Markets for Technology. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:4-5 [Journal]
- Richard H. Stern
Challenging search engines under copyright law: Part 1. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:6-7 [Journal]
- Karl-Erwin Großpietsch
Guest Editor's Edtroduction: Unorthodox Computer Architectures. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:8-9 [Journal]
- Ulrich Rückert
ULSI Architectures for Artificial Neural Networks. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:10-19 [Journal]
- Giovanni Danese, Francesco Leporati, Stefano Ramat
A Parallel Neural Processor for Real-Time Applications. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:20-31 [Journal]
- Jürgen Büddefeld, Karl-Erwin Großpietsch
Intelligent-Memory Architecture for Artificial Neural Networks. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:32-40 [Journal]
- Marek A. Perkowski, David Foote, Qihong Chen, Anas Al-Rabadi, Lech Józwiak
Learning Hardware Using Multiple-Valued Logic, Part 1: Introduction and Approach. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:41-51 [Journal]
- Marek A. Perkowski, David Foote, Qihong Chen, Anas Al-Rabadi, Lech Józwiak
Learning Hardware Using Multiple-Valued Logic, Part 2: Cube Calculus and Architecture. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:52-61 [Journal]
- Frank Eschmann, Bernd Klauer, Ronald Moore, Klaus Waldschmidt
SDAARC: An Extended Cache-Only Memory Architecture. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:62-70 [Journal]
- Richard Mateosian
Enterprise Computing. [Citation Graph (0, 0)][DBLP] IEEE Micro, 2002, v:22, n:3, pp:71-72 [Journal]
|