The SCEAS System
Navigation Menu

Journals in DBLP

Parallel Computing
1996, volume: 22, number: 5

  1. Anthony T. Chronopoulos, Charles D. Swanson
    Parallel Iterative S-Step Methods for Unsymmetric Linear Systems. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1996, v:22, n:5, pp:623-641 [Journal]
  2. Domenico Conforti, Luigi De Luca, Lucio Grandinetti, Roberto Musmanno
    A Parallel Implementation of Automatic Differentiation for Partially Separable Functions. Using PVM. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1996, v:22, n:5, pp:643-656 [Journal]
  3. Y. Trémolet, F.-X. Le Dimet
    Parallel Algorithms for Variational Data Assimilation and Coupling Models. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1996, v:22, n:5, pp:657-674 [Journal]
  4. Dugki Min, Matt W. Mutka
    A Model for Analyzing Interactions in 2-D Mesh Wormhole-Routed Multicomputers. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1996, v:22, n:5, pp:675-699 [Journal]
  5. Borut Robic, Bostjan Vilfan
    Improved Schemes for Mapping Arbitrary Algorithms Onto Processor Meshes. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1996, v:22, n:5, pp:701-724 [Journal]
  6. Klaus Stüben, Hermann Mierendorff, Clemens-August Thole, Owen Thomas
    Industrial Parallel Computing with Real Codes. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1996, v:22, n:5, pp:725-737 [Journal]
  7. Umakishore Ramachandran, Gautam Shah, Ravi Kumar, Jeyakumar Muthukumarasamy
    Scalability Study of the KSR-1. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1996, v:22, n:5, pp:739-759 [Journal]
  8. G. Fabbretti, A. Farina, Domenico Laforenza, F. Vinelli
    Mapping the Synthetic Aperture Radar Signal Processor on a Distributed-Memory MIMD Architecture. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 1996, v:22, n:5, pp:761-784 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002