The SCEAS System
Navigation Menu

Journals in DBLP

RITA
2001, volume: 8, number: 1

  1. Renato P. Ribas, André Inácio Reis, Marcelo Lubaszewski
    Concepção de Circuitos e Sistemas Integrados. [Citation Graph (0, 0)][DBLP]
    RITA, 2001, v:8, n:1, pp:7-21 [Journal]
  2. Ney Laert Vilar Calazans, Fernando Gehm Moraes, Delfim Luiz Torok, Andrey V. Andreoli
    Projeto para Prototipação de um IP Soft Core MAC Ethernet. [Citation Graph (0, 0)][DBLP]
    RITA, 2001, v:8, n:1, pp:23-41 [Journal]
  3. William Prodanov, Márcio C. Schneider
    Um Schmitt-Trigger Comparador de Corrente Digitalmente Programável. [Citation Graph (0, 0)][DBLP]
    RITA, 2001, v:8, n:1, pp:43-61 [Journal]
  4. Augusto Ken Morita, Marcio Toma, Wilhelmus A. M. Van Noije
    Implementação de Um Sistema de Decriptografia para Controle Bancário em Hardware tipo FPGA. [Citation Graph (0, 0)][DBLP]
    RITA, 2001, v:8, n:1, pp:63-81 [Journal]
  5. Márcio Eduardo Kreutz, Cesar Albenes Zeferino, Luigi Carro, Altamiro Amadeu Susin
    Análise e Seleção de Redes de Interconexão para Síntese de Sistemas no Ambiente S3E2S. [Citation Graph (0, 0)][DBLP]
    RITA, 2001, v:8, n:1, pp:83-101 [Journal]
  6. Lincoln R. Nunes, Arthur H. C. Oliveira, Alexandre S. Santiago, Rubens Takiguti
    Modular Test Code for Microcontroller Units with ROM. [Citation Graph (0, 0)][DBLP]
    RITA, 2001, v:8, n:1, pp:103-110 [Journal]
  7. José Luís Almada Güntzel, Ricardo Augusto da Luz Reis
    Análise de Timing Funcional de Circuitos VLSI Contendo Portas Complexas. [Citation Graph (0, 0)][DBLP]
    RITA, 2001, v:8, n:1, pp:111-142 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002