The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
1979, volume: 28, number: 3

  1. Janusz A. Brzozowski, Michael Yoeli
    On a Ternary Model of Gate Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:178-184 [Journal]
  2. I-Ngo Chen, Paul Y. Chen, Tse-Yun Feng
    Associative Processing of Network Flow Problems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:184-190 [Journal]
  3. B. Ramakrishna Rau
    Program Behavior and the Performance of Interleaved Memories. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:191-199 [Journal]
  4. K. Wayne Current, Douglas A. Mow
    Implementing Parallel Counters with Four-Valued Threshold Logic. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:200-204 [Journal]
  5. Paul W. Baker
    The Solution of Differential Equations on Short-Word-Length Computing Devices. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:205-214 [Journal]
  6. Dharma P. Agrawal
    High-Speed Arithmetic Arrays. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:215-224 [Journal]
  7. S. Brent Morris, Arthur Valliere III, Richard A. Wisniewski
    Processes for Random and Sequential Accessing in Dynamic Memories. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:225-237 [Journal]
  8. Peter L. Hammer, Uri N. Peled, M. A. Pollatschek
    An Algorithm to Dualize a Regular Switching Function. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:238-243 [Journal]
  9. Sargur N. Srihari, Michael K. Ohanesian
    An Efficient Algorithm for Determining Hadamard Sequency Vectors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:243-244 [Journal]
  10. Israel Koren
    Analysis of the Signal Reliability Measure and an Evaluation Procedure. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:244-249 [Journal]
  11. Martin Freeman
    Aspects of the Upper Bounds of Finite Input-Memory and Finite Output-Memory Sequential Machines. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:249-253 [Journal]
  12. Ronald C. Devries
    Comments on ``A Readily Implemented Single-Error-Correcting Unit-Distance Counting Code''. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:253-255 [Journal]
  13. Erik Paaske
    Comments on ``A New Random-Error-Correction Code''. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:255-257 [Journal]
  14. John En
    Autor's Reply. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:257-258 [Journal]
  15. Ravindra Nair
    Comments on ``An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories''. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:258-261 [Journal]
  16. James E. Smith
    Comments on ``Redundancy Testing in Combinational Networks''. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:261-262 [Journal]
  17. Prathima Agrawal, Melvin A. Breuer
    Experiments with a Density Router for PC Cards. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:262-267 [Journal]
  18. Henry O. Kunz
    On the Equivalence Between One-Dimensional Discrete Walsh-Hadamard and Multidimensional Discrete Fourier Transforms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:267-268 [Journal]
  19. Israel Koren, Zvi Kohavi
    On the Properties of Sensitized Paths. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:268-269 [Journal]
  20. J. S. Hill
    Revision of the Buffer Length Derivation for a Modified Ek/D/1 Systems by Maritsas and Hartley. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:269-273 [Journal]
  21. Werner Fleischhammer, Osman Dörtok
    The Anomalous Behavior of Flip-Flops in Synchronizer Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:273-276 [Journal]
  22. Michel Diaz, Pierre Azéma, Jean-Michel Ayache
    Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1979, v:28, n:3, pp:276-281 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002