The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
1989, volume: 38, number: 4

  1. Gurindar S. Sohi
    Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:484-492 [Journal]
  2. Ming-Feng Chang, W. Kent Fuchs, Janak H. Patel
    Diagnosis and Repair of Memory with Coupling Faults. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:493-500 [Journal]
  3. Sun-Yuan Kung, Shiann-Ning Jean, Chih-Wei Jim Chang
    Fault-Tolerant Array Processors Using Single-Track Switches. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:501-514 [Journal]
  4. Jung Hwan Kim, Sudhakar M. Reddy
    On the Design of Fault-Tolerant Two-Dimensional Systolic Arrays for Yield Enhancement. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:515-0 [Journal]
  5. Hee Yong Youn, Adit D. Singh
    On Implementing Large Binary Tree Architectures in VLSI and WSI. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:526-537 [Journal]
  6. Fred J. Meyer, Dhiraj K. Pradhan
    Modeling Defect Spatial Distribution. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:538-546 [Journal]
  7. Mingshien Wang, Michal Cutler, Stephen Y. H. Su
    Reconfiguration of VLSI/WSI Mesh Array Processors with Two-Level Redundancy. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:547-554 [Journal]
  8. Sheldon B. Akers, Balakrishnan Krishnamurthy
    A Group-Theoretic Model for Symmetric Interconnection Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:555-566 [Journal]
  9. Maheswara R. Samatham, Dhiraj K. Pradhan
    The De Bruijn Multiprocessor Network: A Versatile Parallel Processing and Sorting Network for VLSI. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:567-581 [Journal]
  10. Tsutomu Sasao
    On the Optimal Design of Multiple-Valued PLA's. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:582-592 [Journal]
  11. Harold Fleisher, John Giraldi, R. Phoenix, Morton Tavel
    Minimizability of Random Boolean Functions. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:593-595 [Journal]
  12. Corinna Lee
    Multistep Gradual Rounding. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:595-600 [Journal]
  13. Amar Mukherjee
    Hardware Algorithms for Determining Similarity Between Two Strings. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:600-603 [Journal]
  14. Lee-Chin Hsu Liu, David Hung-Chang Du
    A Near-Optimal Heuristic Algorithm for Single-Row Routing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1989, v:38, n:4, pp:603-608 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002