The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
1994, volume: 43, number: 12

  1. S. Nandi, B. K. Kar, Parimal Pal Chaudhuri
    Theory and Applications of Cellular Automata in Cryptography. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1346-1357 [Journal]
  2. Ronald I. Greenberg
    The Fat-Pyramid and Universal Parallel Computation Independent of Wire Delay. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1358-1364 [Journal]
  3. Arthur D. Friedman
    A Functional Approach to Efficient Fault Detection in Iterative Logic Arrays. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1365-1375 [Journal]
  4. Robert Cypher, Luis Gravano
    Storage-Efficient, Deadlock-Free Packet Routing Algorithms for Torus Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1376-1385 [Journal]
  5. Smaragda Konstantinidou, Lawrence Snyder
    The Chaos Router. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1386-1397 [Journal]
  6. Régis Leveugle, Zahava Koren, Israel Koren, Gabriele Saucier, Norbert Wehn
    The Hyeti Defect Tolerant Microprocessor: A Practical Experiment and its Cost-Effectiveness Analysis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1398-1406 [Journal]
  7. Marco Spuri, John A. Stankovic
    How to Integrate Precedence Constraints and Shared Resources in Real-Time Scheduling. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1407-1412 [Journal]
  8. Juan López, Emilio L. Zapata
    Unified Architecture for Divide and Conquer Based Tridiagonal System Solvers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1413-1425 [Journal]
  9. S. A. Ali, G. Robert Redinbo
    Tight Lower Bounds on the Detection Probabilities of Single Faults at Internal Signal Lines in Combinational Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1426-1428 [Journal]
  10. Ming-Bo Lin, A. Yavuz Oruç
    Constant Time Inner Product and Matrix Computations on Permutation Network Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1429-1434 [Journal]
  11. Nian-Feng Tzeng, Hsing-Lung Chen
    Structural and Tree Embedding Aspects of Incomplete Hypercubes. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1434-1439 [Journal]
  12. Nabanita Das, Bhargab B. Bhattacharya, Jayasree Dattagupta
    Hierarchical Classification of Permutation Classes in Multistage Interconnection Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1439-1444 [Journal]
  13. Paolo Ienne, Marc A. Viredaz
    Bit-Serial Multipliers and Squarers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1445-1450 [Journal]
  14. Frank K. Hwang
    Comments on "Network Resilience: A Measure of Network Fault Tolerance". [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1451-1452 [Journal]
  15. Walid A. Najjar, Jean-Luc Gaudiot
    Authors' Reply. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1452-1453 [Journal]
  16. Gianfranco Ciardo, Christoph Lindemann
    Comments on "Analysis of Self-Stabilizing Clock Synchronization by Means of Stochastic Petri Nets". [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1453-1456 [Journal]
  17. Shyan-Ming Yuan, Her-Kun Chang
    Comments on "Availability of k-Coterie". [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1994, v:43, n:12, pp:1457- [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002