|
Journals in DBLP
- Dror Baron, Yoram Bresler
Antisequential Suffix Sorting for BWT-Based Data Compression. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:385-397 [Journal]
- Stergios V. Anastasiadis, Peter J. Varman, Jeffrey Scott Vitter, Ke Yi
Optimal Lexicographic Shaping of Aggregate Streaming Data. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:398-408 [Journal]
- Zhiyuan Ren, Bruce H. Krogh, Radu Marculescu
Hierarchical Adaptive Dynamic Power Management. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:409-420 [Journal]
- Markus Volkmer, Sebastian Wallner
Tree Parity Machine Rekeying Architectures. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:421-427 [Journal]
- Arnold L. Rosenberg, Matthew Yurkewych
Guidelines for Scheduling Some Common Computation-Dags for Internet-Based Computing. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:428-438 [Journal]
- Jiwu Shu, Bigang Li, Weimin Zheng
Design and Implementation of an SAN System Based on the Fiber Channel Protocol. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:439-448 [Journal]
- Danil Sokolov, Julian Murphy, Alexandre V. Bystrov, Alexandre Yakovlev
Design and Analysis of Dual-Rail Circuits for Security Applications. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:449-460 [Journal]
- Nektarios Kranitis, Antonis M. Paschalis, Dimitris Gizopoulos, George Xenoulis
Software-Based Self-Testing of Embedded Processors. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:461-475 [Journal]
- Ioannis Voyiatzis
Test Vector Embedding into Accumulator-Generated Sequences: A Linear-Time Solution. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:476-484 [Journal]
- Haining Fan, Yiqi Dai
Fast Bit-Parallel GF(2^n) Multiplier for All Trinomials. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:485-490 [Journal]
- Costas Efstathiou, Haridimos T. Vergos, Giorgos Dimitrakopoulos, Dimitris Nikolos
Efficient Diminished-1 Modulo 2^n+1 Multipliers. [Citation Graph (0, 0)][DBLP] IEEE Trans. Computers, 2005, v:54, n:4, pp:491-496 [Journal]
|