The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
1980, volume: 29, number: 2

  1. Gene L. Haviland, Al A. Tuszynski
    A CORDIC Arithmethic Processor Chip. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:68-79 [Journal]
  2. Michel C. Rahier, Paul G. A. Jespers
    Dedicated LSI for a Microprocessor-Controlled Hand-Carried OCR System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:79-88 [Journal]
  3. Yuzo Kita, Noboru Yamaguchi, Mamoru Sugie, Shigeru Yoshizawa
    The Development of a Bubble Memory Controller for Low-Cost File Use. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:89-96 [Journal]
  4. Matt Townsend, Marcian E. Hoff Jr., Robert E. Holm
    An NMOS Microprocessor for Analog Signal Processing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:97-102 [Journal]
  5. Tsuneo Funabashi, Katsuaki Takagi, Toshiro Tsukada, Hideo Nakamura, Michio Hara
    An NMOS Microcomputer Peripheral Interface Unit Incorporating an Analog-to-Digital Converter. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:102-107 [Journal]
  6. David A. Patterson, Carlo H. Séquin
    Design Considerations for Single-Chip Computers of the Future. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:108-116 [Journal]
  7. Alan J. Weissberger
    An LSI Implementation of an Intelligent CRC Computer and Programmable Character Comparator. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:116-124 [Journal]
  8. Rodger A. Cliff
    Acceptable Testing of VLSI Components Which Contain Error Correctors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:126-134 [Journal]
  9. Jan Zeman, H. Troy Nagle Jr.
    A High-Speed Microprogrammable Digital Signal Processor Employing Distributed Arithmetic. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:134-144 [Journal]
  10. Ayakannu Mathialagan, Nripendra N. Biswas
    Optimal Interconnections in the Design of Microprocessors and Digital Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:145-149 [Journal]
  11. Jega A. Arulpragasam, Robert A. Giggi, Richard F. Lary, Daniel T. Sullivan, Chin-Chang Wu
    Modular Minicomputers Using Microprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:149-160 [Journal]
  12. John J. Lenahan, Fergus K. Fung
    Performance of Cooperative Loosely Coupled Microprocessor Architectures in an Interactive Data Base Task. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:161-180 [Journal]
  13. Daniel Tabak, G. Jack Lipovski
    MOVE Architecture in Digital Controllers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:180-190 [Journal]
  14. K. Wayne Current
    High Density Integrated Computing Circuitry with Multiple Valued Logic. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:191-195 [Journal]
  15. Robert J. Inkol, Savvas G. Chamberlain
    Design and Realization of a Two-Level 64K Byte CCD Memory System for Microcomputer Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:195-199 [Journal]
  16. Rodger A. Cliff
    Digital Multiplexing of Analog Data in a Microprocessor Controlled Data Acquisition System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:200-206 [Journal]
  17. J. F. Burnell, S. C. Crist, Mohammed Arozullah
    Microprocessor Utilization in Satellite-Born Packet Switching. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:206-208 [Journal]
  18. M. J. Ellis, G. R. Hovey, T. E. Stapinski
    MTEC: A Microprocessor System for Astronomical Telescope and Instrument Control. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1980, v:29, n:2, pp:208-211 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002