|
|
Journals in DBLP
- Sorin Cotofana, Stamatis Vassiliadis
Signed Digit Addition and Related Operations with Threshold Logic. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:3, pp:193-207 [Journal]
- Zhen Luo, Margaret Martonosi
Accelerating Pipelined Integer and Floating-Point Accumulations in Configurable Hardware with Delayed Addition Techniques. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:3, pp:208-218 [Journal]
- Noboru Takagi, Kyoichi Nakashima
Discrete Interval Truth Values Logic and Its Application. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:3, pp:219-229 [Journal]
- Andrea Bondavalli, Silvano Chiaradonna, Felicita Di Giandomenico, Fabrizio Grandoni 0002
Threshold-Based Mechanisms to Discriminate Transient from Intermittent Faults. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:3, pp:230-245 [Journal]
- San-Yuan Wang, Yu-Chee Tseng
Algebraic Foundations and Broadcasting Algorithms for Wormhole-Routed All-Port Tori. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:3, pp:246-258 [Journal]
- M. Cemil Azizoglu, Ömer Egecioglu
Lower Bounds on Communication Loads with Optimal Placements in Torus Networks. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:3, pp:259-266 [Journal]
- Ugur Kalay, Douglas V. Hall, Marek A. Perkowski
A Minimal Universal Test Set for Self-Test of EXOR-Sum-of-Products Circuits. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:3, pp:267-276 [Journal]
- Ramesh C. Tekumalla, Premachandran R. Menon
On Redundant Path Delay Faults in Synchronous Sequential Circuits. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:3, pp:277-282 [Journal]
- Scott D. Stoller
Leader Election in Asynchronous Distributed Systems. [Citation Graph (0, 0)][DBLP]
IEEE Trans. Computers, 2000, v:49, n:3, pp:283-284 [Journal]
|
