The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
2006, volume: 55, number: 9

  1. Luca Breveglieri, Israel Koren
    Guest Editors' Introduction: Special Section on Fault Diagnosis and Tolerance in Cryptography. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1073-1074 [Journal]
  2. Dan Page, Frederik Vercauteren
    A Fault Attack on Pairing-Based Cryptography. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1075-1080 [Journal]
  3. Feng Hao, Ross Anderson, John Daugman
    Combining Crypto with Biometrics Effectively. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1081-1088 [Journal]
  4. Arash Reyhani-Masoleh, M. Anwar Hasan
    Fault Detection Architectures for Field Multiplication Using Polynomial Bases. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1089-1103 [Journal]
  5. Yannick Monnet, Marc Renaudin, Régis Leveugle
    Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1104-1115 [Journal]
  6. Christophe Giraud
    An RSA Implementation Resistant to Fault Attacks and to Simple Power Analysis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1116-1120 [Journal]
  7. Arnab Sarkar, P. P. Chakrabarti, Rajeev Kumar
    Frame-Based Proportional Round-Robin. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1121-1129 [Journal]
  8. Jianping Wang, Mei Yang, Bin Yang, S. Q. Zheng
    Dual-Homing Based Scalable Partia Multicast Protection. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1130-1141 [Journal]
  9. Seong-Won Lee, Jean-Luc Gaudiot
    Throttling-Based Resource Management in High Performance Multithreaded Architectures. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1142-1152 [Journal]
  10. Oguz Ergin, Deniz Balkan, Dmitry Ponomarev, Kanad Ghose
    Early Register Deallocation Mechanisms Using Checkpointed Register Files. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1153-1166 [Journal]
  11. Jean-Claude Bajard, Laurent Imbert, Christophe Nègre
    Arithmetic Operations in Finite Fields of Medium Prime Characteristic Using the Lagrange Representation. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1167-1177 [Journal]
  12. Yibei Ling, Shigang Chen, Cho-Yu Jason Chiang
    On Optimal Deadlock Detection Scheduling. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1178-1187 [Journal]
  13. Maciej J. Ciesielski, Priyank Kalla, Serkan Askar
    Taylor Expansion Diagrams: A Canonical Representation for Verification of Data Flow Designs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1188-1201 [Journal]
  14. Haining Fan, M. Anwar Hasan
    Relationship between GF(2m) Montgomery and Shifted Polynomial Basis Multiplication Algorithms. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1202-1206 [Journal]
  15. Rui Deng, Yujie Zhou
    Improvement to Montgomery Modular Inverse Algorithm. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1207-1210 [Journal]
  16. Sun-Mi Park, Ku-Young Chang, Dowon Hong
    Efficient Bit-Parallel Multiplier for Irreducible Pentanomials Using a Shifted Polynomial Basis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2006, v:55, n:9, pp:1211-1215 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002