The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
1986, volume: 35, number: 7

  1. Bezalel Gavish, Hasan Pirkul
    Computer and Database Location in Distributed Computer Systems. [Citation Graph (3, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:583-590 [Journal]
  2. Shing-Tsaan Huang, Satish K. Tripathi
    Finite State Model and Compatibility Theory: New Analysis Tools for Permutation Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:591-601 [Journal]
  3. John P. Hayes
    Pseudo-Boolean Logic Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:602-612 [Journal]
  4. Tony Cheung, James Smith
    A Simulation Study of the CRAY X-MP Memory System. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:613-622 [Journal]
  5. Wil J. van Gils
    A Triple Modular Redundancy Technique Providing Multiple-Bit Error Protection Without Using Extra Redundancy. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:623-631 [Journal]
  6. Charles E. McDowell, William F. Appelbe
    Processor Scheduling for Linearly Connected Parallel Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:632-638 [Journal]
  7. Che-Liang Yang, Gerald M. Masson, Richard A. Leonetti
    On Fault Isolation and Identification in t1/t1-Diagnosable Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:639-643 [Journal]
  8. Lindsay Kleeman, Antonio Cantoni
    Can Redundancy and Masking Improve the Performance of Synchronizers? [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:643-646 [Journal]
  9. C. L. Chen
    Byte-Oriented Error-Correcting Codes for Semiconductor Memory Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:646-648 [Journal]
  10. Mike Sousa, Fred Taylor
    Complex Integer to Complex Residue Encoding. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:648-650 [Journal]
  11. Victor Konrad
    Efficient Computation of the Maximum of the Sum of Two Sequences and Applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:651-653 [Journal]
  12. Paul H. Bardell, William H. McAnney
    Pseudorandom Arrays for Built-In Tests. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:653-658 [Journal]
  13. Kewal K. Saluja, Ramaswami Dandapani
    Testable Design of Single-Output Sequential Machines Using Checking Experiments. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:658-662 [Journal]
  14. Cauligi S. Raghavendra, Viktor K. Prasanna
    Permutations on Illiac IV-Type Networks. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:663-669 [Journal]
  15. Jong Won Park
    An Efficient Memory System for Image Processing. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 1986, v:35, n:7, pp:669-674 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002