The SCEAS System
Navigation Menu

Journals in DBLP

IEEE Trans. Computers
2004, volume: 53, number: 4

  1. Pei-Yin Chen
    VLSI Implementation for One-Dimensional Multilevel Lifting-Based Wavelet Transform. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:386-398 [Journal]
  2. Jinson Koppanalil, Yuanyuan Yang, Jianchao Wang, Eric Rotenberg
    A Simple Mechanism for Detecting Ineffectual Instructions in Slipstream Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:399-413 [Journal]
  3. Anyuan Yang, Jianchao Wang
    Fault-Tolerant Rearrangeable Permutation Network. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:414-426 [Journal]
  4. Ching-Tien Ho, Larry J. Stockmeyer
    A New Approach to Fault-Tolerant Wormhole Routing for Mesh-Connected Parallel Computers. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:427-439 [Journal]
  5. Jong Won Park
    Multiaccess Memory System for Attached SIMD Computer. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:439-452 [Journal]
  6. Rachid Guerraoui, Michel Raynal
    The Information Structure of Indulgent Consensus. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:453-466 [Journal]
  7. Luca Benini, Francesco Menichelli, Mauro Olivieri
    A Class of Code Compression Schemes for Reducing Power Consumption in Embedded Microprocessor Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:467-482 [Journal]
  8. Massimo Franceschetti, Matthew Cook, Jehoshua Bruck
    A Geometric Theorem for Network Design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:483-489 [Journal]
  9. Jong-Chul Jeong, Woo-Chan Park, Woong Jeong, Tack-Don Han, Moon Key Lee
    A Cost-Effective Pipelined Divider with a Small Lookup Table. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:483-489 [Journal]
  10. C. Mani Krishna, Yann-Hang Lee
    Addendum to Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2004, v:53, n:4, pp:496-0 [Journal]
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002